



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | LINbus, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 12 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 8x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 16-UQFN Exposed Pad |
| Supplier Device Package | 16-UQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1575-e-jq |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.3.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

3.3.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

3.3.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

3.3.5 DEVICE MEMORY MAPS

The memory maps are as shown in Table 3-3 through Table 3-13.

FIGURE 3-3: BANKI

BANKED MEMORY PARTITIONING



TABLE 3-15: SPECIAL FUNCTION REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|---------|----------------------|--------------------|-----------------------------------|----------------|-----------------|-------------------------|--------|--------|---------|----------------------|---------------------------------|
| Bank 0 | | | | | | | | | | | |
| 00Ch | PORTA | _ | _ | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xx xxxx | xx xxxx |
| 00Dh | PORTB ⁽¹⁾ | RB7 | RB6 | RB5 | RB4 | | | | — | xxxx | xxxx |
| 00Eh | PORTC | RC7 ⁽¹⁾ | RC6 ⁽¹⁾ | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | xxxx xxxx |
| 00Fh | _ | Unimplemen | nted | | | | | | | | — |
| 010h | — | Unimplemen | nted | | | | | | | | — |
| 011h | PIR1 | TMR1GIF | ADIF | RCIF | TXIF | | _ | TMR2IF | TMR1IF | 000000 | 000000 |
| 012h | PIR2 | — | C2IF | C1IF | | | | | — | -00 | -00 |
| 013h | PIR3 | PWM4IF | PWM3IF | PWM2IF | PWM1IF | | | | — | 0000 | 0000 |
| 014h | _ | | | | | | | | | | _ |
| 015h | TMR0 | Holding Reg | ister for the 8 | 3-bit Timer0 C | Count | | | | | xxxx xxxx | uuuu uuuu |
| 016h | TMR1L | Holding Reg | ister for the L | east Signific | ant Byte of the | 16-bit TMR1 Co | ount | | | xxxx xxxx | uuuu uuuu |
| 017h | TMR1H | Holding Reg | ister for the I | Most Significa | ant Byte of the | 16-bit TMR1 Co | unt | | | xxxx xxxx | uuuu uuuu |
| 018h | T1CON | TMR1C | :S<1:0> | T1CK | PS<1:0> | _ | T1SYNC | _ | TMR10N | 0000 -0-0 | uuuu -u-u |
| 019h | T1GCON | TMR1GE | T1GPOL | T1GTM | T1GSPM | T <u>1GGO</u> / DONE | T1GVAL | T1GS | S<1:0> | 00x0 0x00 | uuuu uxuu |
| 01Ah | TMR2 | Timer2 Mod | limer2 Module Register | | | | | | | 0000 0000 | 0000 0000 |
| 01Bh | PR2 | Timer2 Perio | Timer2 Period Register | | | | | | | 1111 1111 | 1111 1111 |
| 01Ch | T2CON | _ | - T20UTPS<3:0> TMR20N T2CKPS<1:0> | | | | | | °S<1:0> | -000 0000 | -000 0000 |
| 01Dh | _ | Unimplemented | | | | | | | _ | | |
| 01Eh | _ | Unimplemented | | | | | | | | _ | _ |
| 01Fh | _ | Unimplemen | nted | | | | | | | _ | _ |

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

3: Unimplemented, read as '1'.

| TABLE 3 | 5-15: SPE | CIAL FUI | NCTION | REGISTE | | ARY (CON | IINUED) | | | | |
|--------------------|-----------------------|------------------------|------------------------|---------|---------|----------|---------|---------|---------|----------------------|---------------------------------|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Bank 7 | | | | | | | | | | | |
| 38Ch | INLVLA | _ | — | INLVLA5 | INLVLA4 | INLVLA3 | INLVLA2 | INLVLA1 | INLVLA0 | 11 1111 | 11 1111 |
| 38Dh | INLVLB ⁽¹⁾ | INLVLB7 | INLVLB6 | INLVLB5 | INLVLB4 | _ | — | _ | — | 1111 | 1111 |
| 38Eh | INLVLC | INLVLC7 ⁽¹⁾ | INLVLC6 ⁽¹⁾ | INLVLC5 | INLVLC4 | INLVLC3 | INLVLC2 | INLVLC1 | INLVLC0 | 1111 1111 | 1111 1111 |
| 38Fh to 390h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 391h | IOCAP | _ | — | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 | 00 0000 | 00 0000 |
| 392h | IOCAN | _ | _ | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 | 00 0000 | 00 0000 |
| 393h | IOCAF | _ | _ | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 | 00 0000 | 00 0000 |
| 394h | IOCBP ⁽¹⁾ | IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | _ | — | _ | — | 0000 | 00 |
| 395h | IOCBN ⁽¹⁾ | IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | _ | — | _ | — | 0000 | 00 |
| 396h | IOCBF ⁽¹⁾ | IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | — | _ | — | — | 0000 | 00 |
| 397h | IOCCP | IOCCP7 ⁽¹⁾ | IOCCP6 ⁽¹⁾ | IOCCP5 | IOCCP4 | IOCCP3 | IOCCP2 | IOCCP1 | IOCCP0 | 0000 0000 | 0000 0000 |
| 398h | IOCCN | IOCCN7 ⁽¹⁾ | IOCCN6 ⁽¹⁾ | IOCCN5 | IOCCN4 | IOCCN3 | IOCCN2 | IOCCN1 | IOCCN0 | 0000 0000 | 0000 0000 |
| 399h | IOCCF | IOCCF7 ⁽¹⁾ | IOCCF6 ⁽¹⁾ | IOCCF5 | IOCCF4 | IOCCF3 | IOCCF2 | IOCCF1 | IOCCF0 | 0000 0000 | 0000 0000 |
| 39Ah to 39Fh | _ | Unimpleme | nted | | | | | | | _ | - |
| Bank 8 | | | | | | | | | | | |
| 40Ch to 41Fh | _ | Unimpleme | nted | | | | | | | _ | - |
| Bank 9 | | | | | | | | | | | |

to 49Fh

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

 3:
 Unimplemented, read as '1'.

48Ch

Unimplemented

TABLE 3-15: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| | | | | | | • | , | | | | |
|--------------------|----------|---------------|--------------|-------|----------|----------|----------|-----------|-------|----------------------|---------------------------------|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Bank 10 | | | | | | | | | | | |
| 50Ch to 51Fh | _ | Unimpleme | implemented | | | | | | _ | _ | |
| Bank 11 | | | | | | | | | | | |
| 58Ch to 59Fh | _ | Unimpleme | mplemented | | | | | | _ | _ | |
| Bank 12 | | | | | | | | | | | |
| 60Ch to 61Fh | _ | Unimpleme | nimplemented | | | | | | _ | _ | |
| Bank 13 | | | | | | | | | | | |
| 68Ch to 690h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 691h | CWG1DBR | _ | — | | | CWG1 | DBR<5:0> | | | 00 0000 | 00 0000 |
| 692h | CWG1DBF | _ | — | | | CWG1 | DBF<5:0> | | | xx xxxx | xx xxxx |
| 693h | CWG1CON0 | G1EN | — | | G1POLB | G1POLA | — | _ | G1CS0 | 00 00 | 00 00 |
| 694h | CWG1CON1 | G1ASD | LB<1:0> | G1ASI | DLA<1:0> | — | | G1IS<2:0> | | 0000 -000 | 0000 -000 |
| 695h | CWG1CON2 | G1ASE | G1ARSEN | — | — | G1ASDSC2 | G1ASDSC1 | G1ASDSPPS | — | 00 000- | 00 000- |
| 696h to 69Fh | — | Unimplemented | | | | | - | _ | | | |
| Banks 14 | -26 | | | | | | | | | | |
| x0Ch/ x8Ch | — | Unimpleme | nted | | | | | | | _ | _ |
| x1Fh/ x9Fh | | | | | | | | | | | |

PIC16(L)F1574/5/8/9

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

 3:
 Unimplemented, read as '1'.

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.8** "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT) and Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.5 FRC

The FRC clock is an uncalibrated, nominal 600 kHz peripheral clock source.

The FRC is automatically turned on by the peripherals requesting the FRC clock.

The FRC clock will continue to run during Sleep.

5.2.2.6 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits, IRCF<3:0> of the OSCCON register.

The postscaler outputs of the 16 MHz HFINTOSC, **500 kHz MFINTOSC**, and **31 kHz** LFINTOSC output connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

| STKOVF | STKUNF | RWDT | RMCLR | RI | POR | BOR | то | PD | Condition |
|--------|--------|------|-------|----|-----|-----|----|----|------------------------------------|
| 0 | 0 | 1 | 1 | 1 | 0 | х | 1 | 1 | Power-on Reset |
| 0 | 0 | 1 | 1 | 1 | 0 | x | 0 | x | Illegal, TO is set on POR |
| 0 | 0 | 1 | 1 | 1 | 0 | x | x | 0 | Illegal, PD is set on POR |
| 0 | 0 | u | 1 | 1 | u | 0 | 1 | 1 | Brown-out Reset |
| u | u | 0 | u | u | u | u | 0 | u | WDT Reset |
| u | u | u | u | u | u | u | 0 | 0 | WDT Wake-up from Sleep |
| u | u | u | u | u | u | u | 1 | 0 | Interrupt Wake-up from Sleep |
| u | u | u | 0 | u | u | u | u | u | MCLR Reset during normal operation |
| u | u | u | 0 | u | u | u | 1 | 0 | MCLR Reset during Sleep |
| u | u | u | u | 0 | u | u | u | u | RESET Instruction Executed |
| 1 | u | u | u | u | u | u | u | u | Stack Overflow Reset (STVREN = 1) |
| u | 1 | u | u | u | u | u | u | u | Stack Underflow Reset (STVREN = 1) |

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 0000h | 1 1000 | 00 110x |
| MCLR Reset during normal operation | 0000h | u uuuu | uu Ouuu |
| MCLR Reset during Sleep | 0000h | 1 Ouuu | uu Ouuu |
| WDT Reset | 0000h | 0 uuuu | uu uuuu |
| WDT Wake-up from Sleep | PC + 1 | 0 Ouuu | uu uuuu |
| Brown-out Reset | 0000h | 1 luuu | 00 11u0 |
| Interrupt Wake-up from Sleep | PC + 1 ⁽¹⁾ | 1 Ouuu | uu uuuu |
| RESET Instruction Executed | 0000h | u uuuu | uu u0uu |
| Stack Overflow Reset (STVREN = 1) | 0000h | u uuuu | lu uuuu |
| Stack Underflow Reset (STVREN = 1) | 0000h | u uuuu | ul uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.



8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG) module can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG module, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to section **24.10** "Operation During Sleep" for more information.

Note: The PIC16LF1574/5/8/9 devices do not have a configurable Low-Power Sleep mode. PIC16LF1574/5/8/9 are unregulated devices and are always in the lowest power state when in Sleep, with no wakeup time penalty. These devices have a lower maximum VDD and I/O voltage than the PIC16F1574/5/8/9 devices. See Section 27.0 "Electrical Specifications" for more information.

REGISTER 11-12: ANSELB: PORTB ANALOG SELECT REGISTER

| U-0 | U-0 | R/W-1/1 | R/W-1/1 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|---------|---------|-----|-----|-----|-------|
| — | — | ANSB5 | ANSB4 | — | — | | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|---|
| bit 5-4 | ANSB<5:4>: Analog Select between Analog or Digital Function on pins RB<5:4>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. |
| bit 3-0 | Unimplemented: Read as '0' |

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 11-13: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | U-0 | U-0 | U-0 | U-0 |
|---------|---------|---------|---------|-----|-----|-----|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-4 | WPUB<7:4>: Weak Pull-up Register bits |
|---------|---------------------------------------|
| | 1 = Pull-up enabled |
| | 0 = Pull-up disabled |
| | |

bit 3-0 Unimplemented: Read as '0'

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



15.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs. range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE

| Min. VDD, TSRNG = 1 | Min. VDD, TSRNG = 0 |
|---------------------|---------------------|
| 3.6V | 1.8V |

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to **Section 16.0 "Analog-to-Digital Converter (ADC) Module**" for detailed information.

15.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

17.6 Register Definitions: DAC Control

REGISTER 17-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

| R/W-0/0 | U-0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 |
|-------------------------|--|--------------------------------------|------------------|-----------------|--------------------|---------------------|--------|
| DACEN | | DACOE | — | DACP | SS<1:0> | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bi | t | W = Writable bi | t | U = Unimplem | ented bit, read as | '0' | |
| u = Bit is unchar | nged | x = Bit is unkno | wn | -n/n = Value at | POR and BOR/V | alue at all other F | Resets |
| '1' = Bit is set | | '0' = Bit is clear | ed | | | | |
| bit 7 bit 6 bit 5 | 7 DACEN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled 6 Unimplemented: Read as '0' 5 DACCE: DAC Voltage Output Enable bit | | | | | | |
| | 1 = DAC voltage level is output on the DACOUT1 pin 0 = DAC voltage level is disconnected from the DACOUT1 pin | | | | | | |
| bit 4 | Unimplemente | ed: Read as '0' | | | | | |
| bit 3-2 | DACPSS<1:0> 11 = Reserve 10 = FVR_but 01 = VREF+ pi 00 = VDD | : DAC Positive S d ffer2 in | Source Select bi | its | | | |
| bit 1-0 | Unimplemente | ed: Read as '0' | | | | | |

REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

| U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|-----|-----|---------|---------|-----------|---------|---------|
| — | — | — | | | DACR<4:0> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page |
|---------|-------|-------|-------|-------|-------|-----------|-------|-------|---------------------|
| DACCON0 | DACEN | _ | DACOE | — | DACPS | S<1:0> | _ | _ | 168 |
| DACCON1 | — | | _ | | | DACR<4:0> | | | 168 |

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

FIGURE 18-2: SINGLE COMPARATOR



18.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- Hysteresis enable
- · Output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1_output
- FVR_buffer2
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

18.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

| Note: | To use CxIN+ and CxINx- pins as analog |
|-------|--|
| | input, the appropriate bits must be set in |
| | the ANSEL register and the correspond- |
| | ing TRIS bits must also be set to disable |
| | the output drivers. |

18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT_async) is available to the following peripheral(s):

Complementary Waveform Generator (CWG)

Note: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

20.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 20-1 is a block diagram of the Timer1 module.



FIGURE 20-1: TIMER1 BLOCK DIAGRAM





23.1 Fundamental Operation

The PWM module produces a 16-bit resolution pulse width modulated output.

Each PWM module has an independent timer driven by a selection of clock sources determined by the PWMxCLKCON register (Register 23-4). The timer value is compared to event count registers to generate the various events of a the PWM waveform, such as the period and duty cycle. For a block diagram describing the clock sources refer to Figure 23-3.

Each PWM module can be enabled individually using the EN bit of the PWMxCON register, or several PWM modules can be enabled simultaneously using the mirror bits of the PWMEN register.

The current state of the PWM output can be read using the OUT bit of the PWMxCON register. In some modes this bit can be set and cleared by software giving additional software control over the PWM waveform. This bit is synchronized to Fosc/4 and therefore does not change in real time with respect to the PWM_clock.

| Note: | If PWM_clock > Fosc/4, the OUT bit may |
|-------|--|
| | not accurately represent the output state of |
| | the PWM. |



PWM CLOCK SOURCE BLOCK DIAGRAM



23.1.1 PWMx PIN CONFIGURATION

All PWM outputs are multiplexed with the PORT data latch, so the pins must also be configured as outputs by clearing the associated PORT TRIS bits.

The slew rate feature may be configured to optimize the rate to be used in conjunction with the PWM outputs. High-speed output switching is attained by clearing the associated PORT SLRCON bits.

The PWM outputs can be configured to be open-drain outputs by setting the associated PORT ODCON bits.

23.1.2 PWMx Output Polarity

The output polarity is inverted by setting the POL bit of the PWMxCON register. The polarity control affects the PWM output even when the module is not enabled.

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|------------------|---|---|----------------|--------------|-----------------|------------------|-------------|--|--|--|
| GxASDLB<1:0> | | GxASD | LA<1:0> | _ | | GxIS<2:0> | | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, rea | d as '0' | | | | |
| u = Bit is unc | hanged | x = Bit is unki | nown | -n/n = Value | at POR and BC | R/Value at all c | ther Resets | | | |
| '1' = Bit is set | t | '0' = Bit is cle | ared | q = Value de | pends on condi | tion | | | | |
| | | | | | | | | | | |
| bit 7-6 | GxASDLB<1 | I: 0>: CWGx Sh | utdown State | for CWGxB | | | | | | |
| | When an aut | o shutdown eve | ent is present | (GxASE = 1): | | | | | | |
| | 11 = CWGxE | 11 = CWGxB pin is driven to '1', regardless of the setting of the GxPOLB bit. | | | | | | | | |
| | 10 = CWGXE | 10 = CWGxB pin is driven to '0', regardless of the setting of the GxPOLB bit. | | | | | | | | |
| | 01 = CWGXL | 01 = CWGxB pin is driven to its inactive state after the selected dead-band interval GxPOLB still will | | | | | | | | |
| | control | ntrol the polarity of the output. | | | | | | | | |
| bit 5-4 | GxASDLA<1 | GxASDLA<1:0>: CWGx Shutdown State for CWGxA | | | | | | | | |
| | When an aut | When an auto shutdown event is present (GxASE = 1): | | | | | | | | |
| | 11 = CWGxA | 11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit. | | | | | | | | |
| | 10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit. | | | | | | | | | |
| | 01 = CWGXA | 01 = CWGXA pin is tri-stated 00 = CWGXA pin is driven to its inactive state after the selected dead-band interval. GxPOLA still will | | | | | | | | |
| contr | | the polarity of t | he output. | | | | | | | |
| bit 3 | Unimplemer | nted: Read as ' | 0' | | | | | | | |
| bit 2-0 | GxIS<2:0>: (| CWGx Input So | urce Select b | its | | | | | | |
| | 111 = Reser | rved | | | | | | | | |
| | 110 = CWG | 110 = CWG input pin | | | | | | | | |
| | 101 = PWM | 101 = PWM4 – PWM4_out | | | | | | | | |
| | 100 = PVVM | 3 - PVVIVI3_OUT 2 - P\//M2 out | | | | | | | | |
| | 010 = PWM | ∠ – F ₩₩2_000 1 – PWM1_001 | | | | | | | | |
| | 001 = Comp | 001 = Comparator C2 - C2OUT sync | | | | | | | | |

REGISTER 24-2: CWGxCON1: CWG CONTROL REGISTER 1

000 = Comparator C1 – C1OUT_sync

| DECFSZ | Decrement f, Skip if 0 |
|------------------|--|
| Syntax: | [<i>label</i>] DECFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction. |

| GOTO | Unconditional Branch |
|------------------|---|
| Syntax: | [<i>label</i>] GOTO k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | k → PC<10:0> PCLATH<6:3> → PC<14:11> |
| Status Affected: | None |
| Description: | GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction. |

| INCFSZ | Increment f, Skip if 0 |
|------------------|---|
| Syntax: | [<i>label</i>] INCFSZ f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 |
| Status Affected: | None |
| Description: | The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction. |

| IORLW | Inclusive OR literal with W |
|------------------|--|
| Syntax: | [<i>label</i>] IORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .OR. $k \rightarrow$ (W) |
| Status Affected: | Z |
| Description: | The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register. |

| INCF | Increment f | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] INCF f,d | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | |
| Operation: | (f) + 1 \rightarrow (destination) | | |
| Status Affected: | Z | | |
| Description: | The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | | |

| IORWF | Inclusive OR W with f | | | | |
|------------------|--|--|--|--|--|
| Syntax: | [<i>label</i>] IORWF f,d | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | |
| Operation: | (W) .OR. (f) \rightarrow (destination) | | | | |
| Status Affected: | Z | | | | |
| Description: | Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | | | | |

PIC16(L)F1574/5/8/9

| LSLF | Logical Left Shift | MOVF | Move f | | |
|------------------|---|------------------|---|--|--|
| Syntax: | [<i>label</i>]LSLF f{,d} | Syntax: | [<i>label</i>] MOVF f,d | | |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | |
| Operation: | $(f < 7 >) \rightarrow C$ | Operation: | $(f) \rightarrow (dest)$ | | |
| | $(f < 6:0 >) \rightarrow dest < 7:1 >$ | Status Affected: | Z | | |
| Status Affected: | C, Z | Description: | The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. | | |
| Description: | The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. | | | | |
| | C | Words: | 1 | | |
| | | Cycles: | 1 | | |
| | | Example: | MOVF FSR, 0 | | |
| LSRF | Logical Right Shift | | After Instruction W = value in FSR register | | |
| Syntax: | [<i>label</i>]LSRF f{,d} | | Z = 1 | | |

| Syntax: | [<i>label</i>] LSRF f {,d} |
|------------------|--|
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | 0 → dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C, |
| Status Affected: | C, Z |
| Description: | The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. |
| | 0 → register f → C |

PIC16(L)F1574/5/8/9



FIGURE 28-1: IDD, EC Oscillato Low-Power Mode, Fosc = 32 kHz, PIC16LF1574/5/8/9 Only.



FIGURE 28-2: IDD, EC Oscillator, Low-Power Mode, Fosc = 32 kHz, PIC16F1574/5/8/9 Only.



Low-Power Mode, Fosc = 500 kHz, PIC16LF1574/5/8/9 Only.



FIGURE 28-5:IDD Typical, EC Oscillator,Medium Power Mode, PIC16LF1574/5/8/9 Only.



FIGURE 28-4: IDD, EC Oscillator, Low-Power Mode, Fosc = 500 kHz, PIC16F1574/5/8/9 Only.



FIGURE 28-6: IDD Maximum, EC Oscillator, Medium Power Mode, PIC16LF1574/5/8/9 Only.



FIGURE 28-31: Ipd, Comparator, Low-Power Mode (CxSP = 0), PIC16LF1574/5/8/9 Only.



FIGURE 28-32: Ipd, Comparator, Low-Power Mode (CxSP = 0), PIC16F1574/5/8/9 Only.



FIGURE 28-33: Ipd, Comparator, Normal Power Mode (CxSP = 1), PIC16LF1574/5/8/9 Only.



FIGURE 28-35: VOH vs. IOH Over Temperature, VDD = 5.5V, PIC16F1574/5/8/9 Only.



FIGURE 28-34: Ipd, Comparator, Normal Power Mode (CxSP = 1), PIC16F1574/5/8/9 Only.



FIGURE 28-36: VoL vs. IoL Over Temperature, VDD = 5.5V, PIC16F1574/5/8/9 Only.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|----------|------|------|
| Dimension | MIN | NOM | MAX | |
| Number of Pins | N | 14 | | |
| Pitch | е | 0.65 BSC | | |
| Overall Height | Α | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC | | |
| Molded Package Width | E1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | (L1) | 1.00 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2