Microchip Technology - PIC16LF1575-E/P Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1575-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Analog Peripherals

- 10-Bit Analog-to-Digital Converter (ADC):
 - Up to 12 external channels
 - Conversion available during Sleep
- Two Comparators:
 - Low-Power/High-Speed modes
 - Fixed Voltage Reference at (non)inverting input(s)
 - Comparator outputs externally accessible
 - Synchronization with Timer1 clock source
 - Software hysteresis enable
- 5-Bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive Reference Selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- Voltage Reference:

TABLE 1:

- Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels

Clocking Structure

- Precision Internal Oscillator:
 - Factory calibrated ±1%, typical
 - Software-selectable clock speeds from 31 kHz to 32 MHz
- · External Oscillator Block with:
 - Two external clock modes up to 32 MHz
- Digital Oscillator Input Available

Program Flash Memory Memory 8-Bit/16-Bit Timers SRAM (bytes) Data Sheet Index I0-Bit ADC (ch) Comparators **I6-Bit PWM** Bit DAC Debug⁽¹⁾ (Kwords) Pins (Kbytes) EUSART Program Flash CWG PPS Device <u>0</u> Data PIC12(L)F1571 1.75 2/4(2) 128 6 1 3 4 1 1 0 Ν Ι (A) 1 2/4(2) PIC12(L)F1572 (A) 2 3.5 256 6 1 3 4 1 1 1 Ν L 2/5(3)PIC16(L)F1574 12 2 (B) 4 7 512 4 8 1 1 1 Y Т 2/5(3) PIC16(L)F1575 8 14 1024 12 2 4 8 1 1 1 Y I (B) 2/5⁽³⁾ PIC16(L)F1578 (B) 4 7 512 18 2 4 12 1 1 1 Y L 2/5(3) PIC16(L)F1579 8 14 18 2 12 1 Y (B) 1024 4 1 1 Т

Note 1: I – Debugging integrated on chip.

2: Three additional 16-bit timers available when not using the 16-bit PWM outputs.

PIC12(L)F1571/2 AND PIC16(L)F1574/5/8/9 FAMILY TYPES

3: Four additional 16-bit timers available when not using the 16-bit PWM outputs.

Data Sheet Index:

- A) DS-40001723 PIC12(L)F1571/2 Data Sheet, 8-Pin Flash, 8-bit MCU with High-Precision 16-bit PWM
- B) Future Release PIC16(L)F1574/5/8/9 Data Sheet, 8-Pin Flash, 8-bit MCU with High-Precision 16-bit PWM

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

6.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) operates like the BOR to detect low voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ($\overline{\text{BOR}}$) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR voltage threshold (VLPBOR) has a wider tolerance than the BOR (VBOR), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN = 00) or disabled in Sleep mode (BOREN = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

6.4.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.5 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

6.5.1 MCLR ENABLED

When $\overline{\text{MCLR}}$ is enabled and the pin is held low, the device is held in Reset. The $\overline{\text{MCLR}}$ pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.1 "PORTA Registers"** for more information.

6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0 "Watchdog Timer (WDT)"** for more information.

6.7 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 3.5.2 "Overflow/Underflow Reset"** for more information.

6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overline{\text{PWRTE}}$ bit of Configuration Words.

6.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module"** for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 FOSC cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	U-0
_	C2IF	C1IF	_	_	_	_	_
bit 7					I		bit 0
Legend:							
R = Read	able bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is u	unchanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as ')'				
bit 6	C2IF: Compa	rator C2 Interru	ipt Flag bit				
	1 = Interrupt i						
		s not pending					
bit 5		rator C1 Interru	ipt Flag bit				
	1 = Interrupt i 0 = Interrupt i	s penaing is not pending					
bit 4-0	•	ted: Read as '(י'				
2.0 1 0	C						
Note:	Interrupt flog bits a	ro oot whon on	intorrunt				
Note:	Interrupt flag bits a condition occurs, re						
	its corresponding e						
	Interrupt Enable b						
	register. User soft						
	appropriate interrupto enabling an inter						

REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 27.0 "Electrical Specifications"** for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	х	Х	Active
1.0			Active
10	Х	Sleep	Disabled
0.1	1	х	Active
01	0	х	Disabled
00	х	Х	Disabled

TABLE 9-1: WDT OPERATING MODES

9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

The WDT remains clear until the OST, if enabled, completes. See **Section 5.0 "Oscillator Module"** for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See **Section 3.0 "Memory Organization"** for more information.

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT
WDTE<1:0> = 00	
WDTE<1:0> = 01 and SWDTEN = 0	
WDTE<1:0> = 10 and enter Sleep	Cleared
CLRWDT Command	Cleared
Oscillator Fail Detected	
Exit Sleep + System Clock = EXTRC, INTOSC, EXTCLK	
Change INTOSC divider (IRCF bits)	Unaffected

11.6 Register Definitions: PORTC

REGISTER 11-17: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RC7 ⁽²⁾	RC6 ⁽²⁾	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bi	t	U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchan	unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all o		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Reset		
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits^(1, 2) 1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

2: RC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-18: TRISC: PORTC TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits⁽¹⁾ 1 = PORTC pin configured as an input (tri-stated) 0 = PORTC pin configured as an output

Note 1: TRISC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-19: LATC: PORTC DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATC7 ⁽¹⁾	LATC6 ⁽¹⁾	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: LATC<7:6> are available on PIC16(L)F1578/9 only.

2: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ODC7 ⁽¹⁾	ODC6 ⁽¹⁾	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0
bit 7							bit 0
Legend:							
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
u = Bit is unchan	= Bit is unchanged x = Bit is unknown		wn	-n/n = Value at POR and BOR/Value at all other Resets			Resets
'1' = Bit is set		'0' = Bit is clear	ed				

REGISTER 11-22: ODCONC: PORTC OPEN DRAIN CONTROL REGISTER

bit 7-0

ODC<7:0>: PORTC Open-Drain Enable bits⁽¹⁾

For RC<7:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

Note 1: ODC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-23: SLRCONC: PORTC SLEW RATE CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
SLRC7 ⁽¹⁾	SLRC6 ⁽¹⁾	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0
bit 7	•						bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SLRC<7:0>: PORTC Slew Rate Enable bits⁽¹⁾ For RC<7:0> pins, respectively 1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

Note 1: SLRC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-24: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLC<7:0>: PORTC Input Level Select bits⁽¹⁾

For RC<7:0> pins, respectively

1 = ST input used for port reads and interrupt-on-change

0 = TTL input used for port reads and interrupt-on-change


Note 1: INLVLC<7:6> are available on PIC16(L)F1578/9 only.

Register Definitions: ADC Control 16.3

REGISTER 16-1: ADCON0: ADC CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
oit 7							bit C
Legend:							
R = Read	lable bit	W = Writable	bit	•	nented bit, rea		
	unchanged	x = Bit is unki		-n/n = Value a	at POR and B	OR/Value at all o	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-2	CHS<4:0>:	Analog Channe	I Select bits				
	00000 = AN	10					
	00001 = AN	J1					
	00010 = AN						
	00011 = AN 00100 = AN						
	00101 = AN						
	00110 = AN	16					
	00111 = AN						
	01000 = AN 01001 = AN						
	01001 = AN 01010 = AN						
	01010 = AN						
	01100 = Re	served. No cha	nnel connecte	d.			
	•						
	•						
	• 11100 - Do	served. No cha	nnol connocto	d			
		nperature Indica		u.			
	11110 = DA	C (Digital-to-An	alog Converte	r) ⁽²⁾			
	11111 = FV	R (Fixed Voltage	e Reference) E	Buffer 1 Output ⁽	3)		
bit 1	GO/DONE:	ADC Conversio	n Status bit				
		nversion cycle ir				nversion cycle. sion has comple	ated
		version comple	-			sion has comple	ieu.
bit 0	ADON: ADO	-		9.000			
	1 = ADC is e						
		disabled and co	nsumes no op	erating current			
Note 1:	See Section 15.	0 "Temperature	e Indicator Mo	dule" for more	information.		
2:	See Section 17.	0 "5-Bit Digital	-to-Analog Co	onverter (DAC)	Module" for r	more information	า.
3:	See Section 14.	0 "Fixed Voltag	e Reference	(FVR)" for more	e information.		
4:	Available on PIC	16(L)F1578/9 de	evices only.				

FIGURE 18-2: SINGLE COMPARATOR



18.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- Hysteresis enable
- · Output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1_output
- FVR_buffer2
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

18.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT_async) is available to the following peripheral(s):

Complementary Waveform Generator (CWG)

Note: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u				
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>				
bit 7		•									
Legend: R = Readable	- hit	W = Writable	hit		opted bit read	1 00 '0'					
u = Bit is unc		x = Bit is unkl		•	ented bit, read t POR and BO		other Pecets				
'1' = Bit is set	0	0' = Bit is cle			ared by hardw						
	•										
bit 7	TMR1GE: Ti	mer1 Gate Ena	ble bit								
	If TMR1ON =										
	This bit is ign If TMR1ON =										
			rolled by the T	imer1 gate func	tion						
	0 = Timer1 c	counts regardle	ss of Timer1 g	ate function							
bit 6		mer1 Gate Pola	•								
				unts when gate nts when gate is							
bit 5	-	er1 Gate Toggl	•	nts when gate is	5 10 10						
		Gate Toggle mo									
	0 = Timer1 (Gate Toggle mo	de is disabled	and toggle flip-	flop is cleared						
1.11 A	-	flip-flop toggles	-								
bit 4		mer1 Gate Sing	•	e bit abled and is cor	trolling Timor1	aata					
		gate Single-Pul				yale					
bit 3	T1GGO/DOM	NE: Timer1 Gat	e Single-Pulse	Acquisition Sta	tus bit						
				s ready, waiting							
h # 0	-	• • •	•	as completed o	r has not been	started					
bit 2		ner1 Gate Valu		ate that could be	a provided to T						
		y Timer1 Gate									
bit 1-0	T1GSS<1:0>	: Timer1 Gate	Source Select	bits							
				d output (C2OU							
		rator 1 optional overflow outpu		d output (C1OU	II_sync)						
	00 = Timer0	overnow outpu		/							

REGISTER 20-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	204		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	—	_	TMR2IE	TMR1IE	87		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	—	—	TMR2IF	TMR1IF	90		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	203*		
SPBRGL				BRG	<7:0>				205*		
SPBRGH		BRG<15:8>									
TXREG	EUSART Transmit Data Register										
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	202		

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

22.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 22-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

22.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

22.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 22.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun										
	condition is cleared. See Section										
	22.1.2.5 "Receive Overrun Error" for										
	more information on overrun errors.										

22.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

					SYNC	C = 0, BRG	I = 0, BRG	616 = 0					
BAUD	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_		_	_		_	_			
1200	1221	1.73	255	1200	0.00	239	1202	0.16	207	1200	0.00	143	
2400	2404	0.16	129	2400	0.00	119	2404	0.16	103	2400	0.00	71	
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17	
10417	10417	0.00	29	10286	-1.26	27	10417	0.00	23	10165	-2.42	16	
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8	
57.6k	—	—	_	57.60k	0.00	7	—	—	_	57.60k	0.00	2	
115.2k	—	_	_	_	_	_	_	_	_	_	_	—	

TABLE 22-5:BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	C = 0, BRG	I = 0, BRG	616 = 0		_		
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	: = 3.686	4 MHz	Fos	c = 1.000) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_		_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	_	_	—	9600	0.00	5	—	_	—
10417	10417	0.00	11	10417	0.00	5	—	_	_	—	_	_
19.2k	—	_	_	_	_	_	19.20k	0.00	2	—	_	_
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—
115.2k	—	—	_	_	—	_	—	—	_	—	—	—


					SYNC	= 0, BRGH	l = 1, BRO	616 = 0				
BAUD	Fosc = 20.000 MHz			Foso	= 18.43	2 MHz	Foso	= 16.00	0 MHz	Fosc	= 11.059	92 MHz
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	_		_	_		_	_		_	_
1200	_	_	_	—	_	_	_	_	_	_	_	_
2400	_	_	_	_	_	_	_	_	_	_	_	_
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	113.64k	-1.36	10	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5

				SYNC = 0	, BRGH	= 1, BRG16	6 = 1 or SY	'NC = 1,	BRG16 = 1			
BAUD	Foso	: = 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc	: = 16.00	0 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)									
300	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215
1200	1200	-0.01	4166	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303
2400	2400	0.02	2082	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151
9600	9597	-0.03	520	9600	0.00	479	9592	-0.08	416	9600	0.00	287
10417	10417	0.00	479	10425	0.08	441	10417	0.00	383	10433	0.16	264
19.2k	19.23k	0.16	259	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143
57.6k	57.47k	-0.22	86	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47
115.2k	116.3k	0.94	42	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23

TABLE 22-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	= 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	—

FIGURE 23-12: OFFSET MATCH ON INCREMENTING TIMER TIMING DIAGRAM



PIC16(L)F1574/5/8/9

	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
— OFM<1:0>		OFO ⁽¹⁾	OFO ⁽¹⁾ —		OFS	OFS<1:0>				
bit 7							bit C			
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'				
u = Bit is un	changed	x = Bit is unkn	own	-n/n = Value a	t POR and BC	R/Value at all	other Resets			
1' = Bit is se	et	'0' = Bit is clea	ired							
bit 7	Unimpleme	nted: Read as '0)'							
bit 6-5	OFM<1:0>: (Offset Mode Sel	ect bits							
	11 = Continuous Slave Run mode with Immediate Reset and synchronized start, when the selected									
	Offset Trigger occurs.									
	10 = One-shot Slave Run mode with synchronized start, when the selected Offset Trigger occurs									
	01 = Independent Slave Run mode with synchronized start, when the selected Offset Trigger occurs 00 = Independent Run mode									
	•									
bit 4	OFO: Offset Match Output Control bit									
)> = 11 (PWM C								
	1 = OFx_ma	atch occurs on c	ounter match w	hen counter de						
	1 = OFx_ma 0 = OFx_ma	atch occurs on control occurs	ounter match w	hen counter de hen counter inc						
	1 = OFx_ma 0 = OFx_ma If MODE<1:0	atch occurs on control occurs on control occurs on control occurs on control of $0 > = 00$, $01 \text{ or } 01$	ounter match w	hen counter de hen counter inc						
bit 3-2	1 = OFx_ma 0 = OFx_ma <u>If MODE<1:0</u> bit is ignored	atch occurs on contrast of the occurs on contrast of the occurs on contrast of the occurs on $contrast of the occurs of the occ$	ounter match w ounter match w 10 (all other mo	hen counter de hen counter inc						
	1 = OFx_ma 0 = OFx_ma <u>If MODE<1:0</u> bit is ignored Unimplemen	atch occurs on contrast of the occurs of the occu	Dunter match w Dunter match w 10 (all other mo	hen counter de hen counter inc odes):						
bit 3-2 bit 1-0	1 = OFx_ma 0 = OFx_ma <u>If MODE<1:0</u> bit is ignored Unimplemen OFS<1:0>: 0	atch occurs on control occurs on control occurs on control occurs on control of $0 > = 00$, 01 or ot occurs on the control of the control occurs of the	Dunter match w Dunter match w 10 (all other mo	hen counter de hen counter inc odes):						
	1 = OFx_ma 0 = OFx_ma <u>If MODE<1:0</u> bit is ignored Unimplemen OFS<1:0>: (11 = OF4_n	atch occurs on control occurs on $0 > = 00$, 01 or on $0 > 10$ or other occurs on $0 > 10$ or other occurs on $0 > 10$ or $0 > 10 > 10$ or $0 > 10$ or $0 > 10 > 10$	Dunter match w Dunter match w 10 (all other mo	hen counter de hen counter inc odes):						
	1 = OFx_ma 0 = OFx_ma <u>If MODE<1:0</u> bit is ignored Unimplemen OFS<1:0>: 0	atch occurs on co atch occurs on co atch occurs on co $atch occurs on co atch occurs on co 0, 01 or nated: Read as 'co Dffset Trigger Sc natch(1) natch(1)$	Dunter match w Dunter match w 10 (all other mo	hen counter de hen counter inc odes):						

REGISTER 23-6: PWMxOFCON: PWM OFFSET TRIGGER SOURCE SELECT REGISTER

Note 1: The OF_match corresponding to the PWM used becomes reserved.

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN	IRCF<3:0> — SCS<1:0>						<1:0>	69
PIE3	PWM4IE	PWM3IE	PWM2IE	PWM1IE	_				89
PIR3	PWM4IF	PWM3IF	PWM2IF	PWM1IF	_	_	_	_	92
PWMEN	-	—	_	_	PWM4EN_A	PWM3EN_A	PWM2EN_A	PWM1EN_A	243
PWMLD	_	_	_	_	PWM4LDA_A	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A	243
PWMOUT	_	_	_	_	PWM4OUT_A	PWM3OUT_A	PWM2OUT_A	PWM1OUT_A	243
PWM1PHL				F	PH<7:0>	•	•	•	238
PWM1PHH	PH<15:8>								
PWM1DCL				C)C<7:0>				239
PWM1DCH				D	C<15:8>				239
PWM1PRL				F	PR<7:0>				240
PWM1PRH				Р	R<15:8>				240
PWM10FL				()F<7:0>				241
PWM10FH					F<15:8>				241
PWM1TMRL					VR<7:0>				242
PWM1TMRH					/IR<15:8>				242
PWM1CON	EN	_	OUT	POL	1	=<1:0>	_	_	233
PWM1INTE	_	_	_	_	OFIE	PHIE	DCIE	PRIE	234
PWM1INTF		_	_	_	OFIF	PHIF	DCIF	PRIF	234
PWM1CLKCON	_		PS<2:0>		_	_	-	:1:0>	235
PWM1LDCON	LDA	LDT	_	_	_			<1:0>	236
PWM10FC0N			<1.0>	OFO			-		237
PWM2PHL	OFM<1:0> OFO OFS<1:0> PH<7:0>							238	
PWM2PHH	PH<15:8>							238	
PWM2DCL	DC<7:0>							239	
PWM2DCH	DC<15:8>							239	
PWM2PRL	PR<7:0>							200	
PWM2PRH	PR<1.02							240	
PWM2OFL)F<7:0>				240
PWM20FH					F<15:8>				241
PWM2TMRL					VR<7:0>				242
PWM2TMRH					/IR<15:8>				242
PWM2CON	EN		OUT	POL	1	E<1:0>			233
	EN		001	FUL	OFIE	PHIE	DCIE	PRIE	233
PWM2INTE PWM2INTF					OFIE	PHIE		PRIF	234
PWM2CLKCON			PS<2:0>	_	OFIF	FUIE	DCIF	:1:0>	234
PWM2CLRCON PWM2LDCON		LDT	P352.02				-	<1:0>	
PWM2DCON PWM2OFCON	LDA	OFM	<1:0>	-			-	<1:0>	236
		OFIN	<1.0>	OFO		—	UF3	<1.0>	237
PWM3PHL					PH<7:0>				238
PWM3PHH					H<15:8>				238
PWM3DCL)C<7:0>				239
PWM3DCH	DC<15:8>							239	
PWM3PRL					PR<7:0>				240 240
PWM3PRH	PR<15:8>								
PWM3OFL	OF<7:0>								
PWM3OFH					F<15:8>				241
PWM3TMRL									242
PWM3TMRH				-	/IR<15:8>				242
PWM3CON	EN		OUT	POL		E<1:0>	-	-	233
PWM3INTE		_	—	—	OFIE	PHIE	DCIE	PRIE	234
PWM3INTF	—	—	—	—	OFIF	PHIF	DCIF	PRIF	234

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PWM.

TABLE 27-11:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
30	ТмсL	MCLR Pulse Width (low)	2	_	_	μS			
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:512 Prescaler used		
32	Tost	Oscillator Start-up Timer Period ⁽¹⁾		1024	_	Tosc			
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0		
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset			2.0	μS			
35	VBOR	Brown-out Reset Voltage ⁽²⁾	2.55	2.70	2.85	V	BORV = 0		
			2.35	2.45	2.58	V	BORV = 1		
			1.80	1.90	2.05	V	(PIC16F1574/5/8/9) BORV = 1 (PIC16LF1574/5/8/9)		
36*	VHYST	Brown-out Reset Hysteresis	0	25	60	mV	$-40^{\circ}C \le TA \le +85^{\circ}C$		
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	$V \text{DD} \leq V \text{BOR}$		
38	VLPBOR	Low-Power Brown-Out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1		


* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.


2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.






14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

OptionRangeDevice:PIC16LF1574, PIC16F1574, PIC16LF1575, PIC16F1575 PIC16LF1578, PIC16F1578, PIC16LF1579, PIC16F1575 PIC16LF1578, PIC16LF1579, PIC16F1579b)Tape and Reel Option:Blank= Standard packaging (tube or tray) T T= Tape and Reel(1)Temperature Option:I= -40°C to +85°C (Industrial) Range:ITemperature Range:I= -40°C to +125°C (Extended)Package:(2)GZ= UQFN, 20-Lead (4x4x0.5mm) JQJQ= UQFN, 16-Lead (4x4x0.5mm) PPP= Plastic DIP SL= SOIC, 20-Lead SSSS= SOIC, 14-Lead SS= SOIC, 20-Lead SSST= TSSOP, 14-LeadPattern:QTP, SQTP, Code or Special Requirements (blank otherwise)Pattern:QTP, SQTP, Code or Special Requirements (blank otherwise)	PART NO.	[X] ⁽¹⁾ Tape and Reel	- <u>X</u> Temperature	/XX Package	XXX Pattern	Exa a)	ample: PIC1	s: 6LF1578T - I/SO
JQ = UQFN, 16-Lead (4x4x0.5mm) P = Plastic DIP SL = SOIC, 14-Lead SO = SOIC, 20-Lead SS = SSOP, 20-Lead ST = TSSOP, 14-Lead Pattern: QTP, SQTP, Code or Special Requirements	Device: Tape and Reel Option: Temperature	Option PIC16LF1574, PIC16LF1578, Blank = Stan T = Tape I = -40	Range , PIC16F1574, PI, , PIC16F1578, PI , dard packaging (team of the sector) and Reel ⁽¹⁾ °C to +85°C	C16LF1575, PIC C16LF1579, PIC :ube or tray) (Industrial)	16F1575	b)	Tape Indus SOIC PIC1 Indus PDIP PIC1 Exter	and Reel, strial temperature, package 6F1575 - I/P strial temperature package 6LF1574-E/JQ nded Temperature
		JQ = UQ P = Pla SL = SO SO = SO SS = SSI ST = TSS QTP, SQTP, C	FN, 16-Lead (4x4 stic DIP IC, 14-Lead IC, 20-Lead OP, 20-Lead SOP, 14-Lead	x0.5mm)		Not		catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0190-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.