

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | LINbus, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 12 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 8x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 16-UQFN Exposed Pad |
| Supplier Device Package | 16-UQFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1575t-i-jq |

PIC16(L)F1574/5/8/9

TABLE OF CONTENTS

| | | |
|------|--|-----|
| 1.0 | Device Overview | 10 |
| 2.0 | Enhanced Mid-Range CPU | 17 |
| 3.0 | Memory Organization | 19 |
| 4.0 | Device Configuration | 55 |
| 5.0 | Oscillator Module..... | 61 |
| 6.0 | Resets | 73 |
| 7.0 | Interrupts | 81 |
| 8.0 | Power-Down Mode (Sleep) | 94 |
| 9.0 | Watchdog Timer (WDT) | 97 |
| 10.0 | Flash Program Memory Control | 101 |
| 11.0 | I/O Ports | 117 |
| 12.0 | Peripheral Pin Select (PPS) Module | 135 |
| 13.0 | Interrupt-On-Change | 141 |
| 14.0 | Fixed Voltage Reference (FVR) | 147 |
| 15.0 | Temperature Indicator Module | 150 |
| 16.0 | Analog-to-Digital Converter (ADC) Module | 152 |
| 17.0 | 5-Bit Digital-to-Analog Converter (DAC) Module | 166 |
| 18.0 | Comparator Module | 169 |
| 19.0 | Timer0 Module | 176 |
| 20.0 | Timer1 Module with Gate Control..... | 179 |
| 21.0 | Timer2 Module | 189 |
| 22.0 | Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)..... | 192 |
| 23.0 | 16-bit Pulse-Width Modulation (PWM) Module | 220 |
| 24.0 | Complementary Waveform Generator (CWG) Module | 246 |
| 25.0 | In-Circuit Serial Programming™ (ICSP™) | 258 |
| 26.0 | Instruction Set Summary | 260 |
| 27.0 | Electrical Specifications..... | 274 |
| 28.0 | DC and AC Characteristics Graphs and Charts | 398 |
| 29.0 | Development Support..... | 312 |
| 30.0 | Packaging Information..... | 316 |
| | Appendix A: Data Sheet Revision History | 338 |
| | The Microchip Website..... | 339 |
| | Customer Change Notification Service | 339 |
| | Customer Support | 339 |
| | Product Identification System..... | 340 |

3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to **Section 26.0 "Instruction Set Summary"**).

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

REGISTER 3-1: STATUS: STATUS REGISTER

| | | | | | | | |
|-------|-----|-----|------------------------|------------------------|---------|-------------------|------------------|
| U-0 | U-0 | U-0 | R-1/q | R-1/q | R/W-0/u | R/W-0/u | R/W-0/u |
| — | — | — | $\overline{\text{TO}}$ | $\overline{\text{PD}}$ | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | | | bit 0 | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

q = Value depends on condition

bit 7-5 **Unimplemented:** Read as '0'

bit 4 **TO:** Time-Out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD:** Power-Down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)⁽¹⁾

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 **C:** Carry/Borrow bit⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions)⁽¹⁾

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.


TABLE 3-15: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------------|---------------------|----------------------|----------------------|------------|-----------|-------------|------------|------------|--------|-------------------|---------------------------|
| Bank 2 | | | | | | | | | | | |
| 10Ch | LATA | — | — | LATA5 | LATA4 | — | LATA2 | LATA1 | LATA0 | --xx -xxx | --uu -uuu |
| 10Dh | LATB ⁽¹⁾ | LATB7 | LATB6 | LATB5 | LATB4 | — | — | — | — | xxxx ---- | xxxx ---- |
| 10Eh | LATC | LATC7 ⁽¹⁾ | LATC6 ⁽¹⁾ | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | xxxx xxxx | xxxx xxxx |
| 10Fh | — | Unimplemented | | | | | | | | — | — |
| 110h | — | Unimplemented | | | | | | | | — | — |
| 111h | CM1CON0 | C1ON | C1OUT | — | C1POL | — | C1SP | C1HYS | C1SYNC | 00-0 -100 | 00-0 -100 |
| 112h | CM1CON1 | C1INTP | C1INTN | C1PCH<1:0> | | — | C1NCH<2:0> | | | 0000 -000 | 0000 -000 |
| 113h | CM2CON0 | C2ON | C2OUT | — | C2POL | — | C2SP | C2HYS | C2SYNC | 00-0 -100 | 00-0 -100 |
| 114h | CM2CON1 | C2INTP | C2INTN | C2PCH<1:0> | | — | C2NCH<2:0> | | | 0000 -000 | 0000 -000 |
| 115h | CMOUT | — | — | — | — | — | — | MC2OUT | MC1OUT | ---- --00 | ---- --00 |
| 116h | BORCON | SBOREN | BORFS | — | — | — | — | — | BORRDY | 10-- ---q | uu-- ---u |
| 117h | FVRCON | FVREN | FVRRDY | TSEN | TSRNG | CDAFVR<1:0> | | ADFVR<1:0> | | 0q00 0000 | 0q00 0000 |
| 118h | DACCON0 | DACEN | — | DACOE | — | DACPSS<1:0> | | — | — | 0-0- 00-- | 0-0- 00-- |
| 119h | DACCON1 | — | — | — | DACR<4:0> | | | | | ---0 0000 | ---0 0000 |
| 11Ah to 11Fh | — | Unimplemented | | | | | | | | — | — |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

- Note**
- 1: PIC16(L)F1578/9 only.
 - 2: PIC16F1574/5/8/9 only.
 - 3: Unimplemented, read as '1'.

FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4



3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

PIC16(L)F1574/5/8/9

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

| | | | | | | | |
|-----------------------|-----------------------|-----------------------|-----------------------|-------|-----|-----|-----|
| R-0/0 | R-0/0 | R-0/0 | R-0/0 | U-0 | U-0 | U-0 | U-0 |
| PWM4IF ⁽¹⁾ | PWM3IF ⁽¹⁾ | PWM2IF ⁽¹⁾ | PWM1IF ⁽¹⁾ | — | — | — | — |
| bit 7 | | | | bit 0 | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7 **PWM4IF:** PWM4 Interrupt Flag bit⁽¹⁾

1 = Interrupt is pending

0 = Interrupt is not pending

bit 6 **PWM3IF:** PWM3 Interrupt Flag bit⁽¹⁾

1 = Interrupt is pending

0 = Interrupt is not pending

bit 5 **PWM2IF:** PWM2 Interrupt Flag bit⁽¹⁾

1 = Interrupt is pending

0 = Interrupt is not pending

bit 4 **PWM1IF:** PWM1 Interrupt Flag bit⁽¹⁾

1 = Interrupt is pending

0 = Interrupt is not pending

bit 3-0 **Unimplemented:** Read as '0'

Note 1: These bits are read-only. They must be cleared by addressing the Flag registers inside the module.

2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

PIC16(L)F1574/5/8/9

REGISTER 11-5: WPUA: WEAK PULL-UP PORTA REGISTER

| | | | | | | | |
|-------|-----|---------|---------|---------|---------|---------|---------|
| U-0 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
| — | — | WPUA5 | WPUA4 | WPUA3 | WPUA2 | WPUA1 | WPUA0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
 '1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **WPUA<5:0>:** Weak Pull-up Register bits⁽³⁾

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global $\overline{\text{WPUEN}}$ bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

Note 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Note 3: For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

REGISTER 11-6: ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER

| | | | | | | | |
|-------|-----|---------|---------|-----|---------|---------|---------|
| U-0 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| — | — | ODA5 | ODA4 | — | ODA2 | ODA1 | ODA0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
 '1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **ODA<5:4>:** PORTA Open-Drain Enable bits

For RA<5:4> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

bit 3 **Unimplemented:** Read as '0'

bit 2-0 **ODA<2:0>:** PORTA Open-Drain Enable bits

For RA<2:0> pins, respectively

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 11-22: ODCONC: PORTC OPEN DRAIN CONTROL REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---------------------|---------------------|---------|---------|---------|---------|---------|---------|
| ODC7 ⁽¹⁾ | ODC6 ⁽¹⁾ | ODC5 | ODC4 | ODC3 | ODC2 | ODC1 | ODC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit
 u = Bit is unchanged
 '1' = Bit is set
 W = Writable bit
 x = Bit is unknown
 '0' = Bit is cleared
 U = Unimplemented bit, read as '0'
 -n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **ODC<7:0>**: PORTC Open-Drain Enable bits⁽¹⁾
 For RC<7:0> pins, respectively
 1 = Port pin operates as open-drain drive (sink current only)
 0 = Port pin operates as standard push-pull drive (source and sink current)

Note 1: ODC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-23: SLRCONC: PORTC SLEW RATE CONTROL REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|----------------------|----------------------|---------|---------|---------|---------|---------|---------|
| SLRC7 ⁽¹⁾ | SLRC6 ⁽¹⁾ | SLRC5 | SLRC4 | SLRC3 | SLRC2 | SLRC1 | SLRC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit
 u = Bit is unchanged
 '1' = Bit is set
 W = Writable bit
 x = Bit is unknown
 '0' = Bit is cleared
 U = Unimplemented bit, read as '0'
 -n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **SLRC<7:0>**: PORTC Slew Rate Enable bits⁽¹⁾
 For RC<7:0> pins, respectively
 1 = Port pin slew rate is limited
 0 = Port pin slews at maximum rate

Note 1: SLRC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-24: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|------------------------|------------------------|---------|---------|---------|---------|---------|---------|
| INLVLC7 ⁽¹⁾ | INLVLC6 ⁽¹⁾ | INLVLC5 | INLVLC4 | INLVLC3 | INLVLC2 | INLVLC1 | INLVLC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit
 u = Bit is unchanged
 '1' = Bit is set
 W = Writable bit
 x = Bit is unknown
 '0' = Bit is cleared
 U = Unimplemented bit, read as '0'
 -n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **INLVLC<7:0>**: PORTC Input Level Select bits⁽¹⁾
 For RC<7:0> pins, respectively
 1 = ST input used for port reads and interrupt-on-change
 0 = TTL input used for port reads and interrupt-on-change

Note 1: INLVLC<7:6> are available on PIC16(L)F1578/9 only.

PIC16(L)F1574/5/8/9

REGISTER 18-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

| | | | | | | | |
|---------|---------|------------|---------|-----|------------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| CxINTP | CxINTN | CxPCH<1:0> | | — | CxNCH<2:0> | | |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
 '1' = Bit is set '0' = Bit is cleared

- bit 7 **CxINTP:** Comparator Interrupt on Positive Going Edge Enable bits
 1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit
 0 = No interrupt flag will be set on a positive going edge of the CxOUT bit
- bit 6 **CxINTN:** Comparator Interrupt on Negative Going Edge Enable bits
 1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit
 0 = No interrupt flag will be set on a negative going edge of the CxOUT bit
- bit 5-4 **CxPCH<1:0>:** Comparator Positive Input Channel Select bits
 11 = CxVP connects to Vss
 10 = CxVP connects to FVR Voltage Reference
 01 = CxVP connects to DAC Voltage Reference
 00 = CxVP connects to CxIN+ pin
- bit 3 **Unimplemented:** Read as '0'
- bit 2-0 **CxNCH<1:0>:** Comparator Negative Input Channel Select bits
 111 = CxVN connects to GND
 110 = CxVN connects to FVR Voltage Reference
 101 = Reserved
 100 = Reserved
 011 = CxVN connects to CxIN3- pin
 010 = CxVN connects to CxIN2- pin
 001 = CxVN connects to CxIN1- pin
 000 = CxVN connects to CxIN0- pin

REGISTER 18-3: CMOUT: COMPARATOR OUTPUT REGISTER

| | | | | | | | |
|-------|-----|-----|-----|-----|-----|--------|--------|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0/0 | R-0/0 |
| — | — | — | — | — | — | MC2OUT | MC1OUT |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
 '1' = Bit is set '0' = Bit is cleared

- bit 7-2 **Unimplemented:** Read as '0'
- bit 1 **MC2OUT:** Mirror Copy of C2OUT bit
- bit 0 **MC1OUT:** Mirror Copy of C1OUT bit

22.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

| |
|--|
| Note: If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit. |
|--|

22.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

22.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

22.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

FIGURE 23-6: TOGGLE-ON MATCH PWM MODE TIMING DIAGRAM





FIGURE 23-7: CENTER-ALIGNED PWM MODE TIMING DIAGRAM



PIC16(L)F1574/5/8/9

REGISTER 23-7: PWMxPHH: PWMx PHASE COUNT HIGH REGISTER

| | | | | | | | |
|----------|---------|---------|---------|---------|---------|---------|---------|
| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
| PH<15:8> | | | | | | | |
| bit 7 | | | | | | | |
| | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0 **PH<15:8>**: PWM Phase High bits
Upper eight bits of PWM phase count

REGISTER 23-8: PWMxPHL: PWMx PHASE COUNT LOW REGISTER

| | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
| PH<7:0> | | | | | | | |
| bit 7 | | | | | | | |
| | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0 **PH<7:0>**: PWM Phase Low bits
Lower eight bits of PWM phase count

24.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 24-1 for more detail.

EQUATION 24-1: DEAD-BAND UNCERTAINTY

$$T_{DEADBAND_UNCERTAINTY} = \frac{1}{F_{cwg_clock}}$$

Example:

$$F_{cwg_clock} = 16 \text{ MHz}$$

Therefore:

$$\begin{aligned} T_{DEADBAND_UNCERTAINTY} &= \frac{1}{F_{cwg_clock}} \\ &= \frac{1}{16 \text{ MHz}} \\ &= 62.5 \text{ ns} \end{aligned}$$

24.9 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

24.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

24.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 24-6.

24.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- Comparator C1 – C1OUT_sync
- Comparator C2 – C2OUT_sync
- $\overline{\text{CWG1FLT}}$

Shutdown inputs are selected in the CWGxCON2 register. (Register 24-3).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.

PIC16(L)F1574/5/8/9

26.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 26-3 lists the instructions recognized by the MPASM™ assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

26.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 26-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| n | FSR or INDF number. (0-1) |
| mm | Pre-post increment-decrement mode selection |

TABLE 26-2: ABBREVIATION DESCRIPTIONS

| Field | Description |
|-----------------|-----------------|
| PC | Program Counter |
| \overline{TO} | Time-Out bit |
| C | Carry bit |
| DC | Digit Carry bit |
| Z | Zero bit |
| \overline{PD} | Power-Down bit |

TABLE 27-6: THERMAL CHARACTERISTICS

| Standard Operating Conditions (unless otherwise stated) | | | | | |
|---|-----------------------|--|-------|-------|---|
| Param. No. | Sym. | Characteristic | Typ. | Units | Conditions |
| TH01 | θ_{JA} | Thermal Resistance Junction to Ambient | 70 | °C/W | 14-pin PDIP package |
| | | | 95.3 | °C/W | 14-pin SOIC package |
| | | | 100 | °C/W | 14-pin TSSOP package |
| | | | 31.8 | °C/W | 16-pin UQFN 4x4mm package |
| | | | 62.2 | °C/W | 20-pin PDIP package |
| | | | 77.7 | °C/W | 20-pin SOIC package |
| | | | 87.3 | °C/W | 20-pin SSOP package |
| | | | 32.8 | °C/W | 20-pin UQFN 4x4mm package |
| TH02 | θ_{JC} | Thermal Resistance Junction to Case | 32.75 | °C/W | 14-pin PDIP package |
| | | | 31 | °C/W | 14-pin SOIC package |
| | | | 24.4 | °C/W | 14-pin TSSOP package |
| | | | 24.4 | °C/W | 16-pin UQFN 4x4mm package |
| | | | 27.5 | °C/W | 20-pin PDIP package |
| | | | 23.1 | °C/W | 20-pin SOIC package |
| | | | 31.1 | °C/W | 20-pin SSOP package |
| | | | 27.4 | °C/W | 20-pin UQFN 4x4mm package |
| TH03 | T _{JMAX} | Maximum Junction Temperature | 150 | °C | |
| TH04 | PD | Power Dissipation | — | W | PD = P _{INTERNAL} + P _{I/O} |
| TH05 | P _{INTERNAL} | Internal Power Dissipation | — | W | P _{INTERNAL} = I _{DD} × V _{DD} ⁽¹⁾ |
| TH06 | P _{I/O} | I/O Power Dissipation | — | W | P _{I/O} = $\Sigma (I_{OL} * V_{OL}) + \Sigma (I_{OH} * (V_{DD} - V_{OH}))$ |
| TH07 | P _{DER} | Derated Power | — | W | P _{DER} = P _{DMAX} (T _J - T _A)/ θ_{JA} ⁽²⁾ |

Note 1: I_{DD} is current to run the chip alone without driving any load on the output pins.

2: T_A = Ambient Temperature; T_J = Junction Temperature

FIGURE 27-7: CLKOUT AND I/O TIMING




TABLE 27-10: CLKOUT AND I/O TIMING PARAMETERS

| Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|---|----------|--|---------------|----------|----------|-------|---------------------------------|
| Param. No. | Sym. | Characteristic | Min. | Typ† | Max. | Units | Conditions |
| OS11 | TosH2ckL | Fosc↑ to CLKOUT↓ ⁽¹⁾ | — | — | 70 | ns | 3.3V ≤ VDD ≤ 5.0V |
| OS12 | TosH2ckH | Fosc↑ to CLKOUT↑ ⁽¹⁾ | — | — | 72 | ns | 3.3V ≤ VDD ≤ 5.0V |
| OS13 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | — | — | 20 | ns | |
| OS14 | TioV2ckH | Port input valid before CLKOUT↑ ⁽¹⁾ | Tosc + 200 ns | — | — | ns | |
| OS15 | TosH2ioV | Fosc↑ (Q1 cycle) to Port out valid | — | 50 | 70* | ns | 3.3V ≤ VDD ≤ 5.0V |
| OS16 | TosH2ioI | Fosc↑ (Q2 cycle) to Port input invalid (I/O in setup time) | 50 | — | — | ns | 3.3V ≤ VDD ≤ 5.0V |
| OS17 | TioV2osH | Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time) | 20 | — | — | ns | |
| OS18* | TioR | Port output rise time | — | 40 15 | 72 32 | ns | VDD = 1.8V 3.3V ≤ VDD ≤ 5.0V |
| OS19* | TioF | Port output fall time | — | 28 15 | 55 30 | ns | VDD = 1.8V 3.3V ≤ VDD ≤ 5.0V |
| OS20* | Tinp | INT pin input high or low time | 25 | — | — | ns | |
| OS21* | Tioc | Interrupt-on-change new input level time | 25 | — | — | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

PIC16(L)F1574/5/8/9




FIGURE 28-1: I_{DD} , EC Oscillator, Low-Power Mode, $F_{osc} = 32$ kHz, PIC16LF1574/5/8/9 Only.




FIGURE 28-2: I_{DD} , EC Oscillator, Low-Power Mode, $F_{osc} = 32$ kHz, PIC16F1574/5/8/9 Only.




FIGURE 28-3: I_{DD} , EC Oscillator, Low-Power Mode, $F_{osc} = 500$ kHz, PIC16LF1574/5/8/9 Only.




FIGURE 28-4: I_{DD} , EC Oscillator, Low-Power Mode, $F_{osc} = 500$ kHz, PIC16F1574/5/8/9 Only.




FIGURE 28-5: I_{DD} Typical, EC Oscillator, Medium Power Mode, PIC16LF1574/5/8/9 Only.




FIGURE 28-6: I_{DD} Maximum, EC Oscillator, Medium Power Mode, PIC16LF1574/5/8/9 Only.

PIC16(L)F1574/5/8/9




FIGURE 28-49: Brown-Out Reset Voltage, $BORV = 0$.




FIGURE 28-50: Low-Power Brown-Out Reset Voltage, $LPBOR = 0$.




FIGURE 28-51: Low-Power Brown-Out Reset Hysteresis, $LPBOR = 0$.




FIGURE 28-52: POR Release Voltage.




FIGURE 28-53: POR Rearm Voltage, PIC16F1574/5/8/9 Only.






FIGURE 28-54: WDT Time-Out Period.

Package Marking Information (Continued)

16-Lead UQFN (4x4x0.5mm)



Example




| | | |
|----------------|--------|--|
| Legend: | XX...X | Customer-specific information |
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | (e3) | Pb-free JEDEC® designator for Matte Tin (Sn) |
| | * | This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


PIC16(L)F1574/5/8/9

Package Marking Information (Continued)


20-Lead PDIP (300 mil)




Example




20-Lead SOIC (7.50 mm)




Example




20-Lead SSOP (5.30 mm)




Example



20-Lead UQFN (4x4x0.5 mm)




Example



PIC16(L)F1574/5/8/9

16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-257A Sheet 1 of 2