Microchip Technology - PIC16LF1578-E/SO Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2000	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1578-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE OF CONTENTS

9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 11.0 Peripheral Pin Select (PPS) Module 135 11.1 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 152 16.0 Analog-to-Digital Converter (DAC) Module 152 17.0 Timer0 Module 166 18.0 Comparator Module 169 19.0 Timer1 Module with Gate Control. 176 10.1 Timer2 Module 189 21.0 Timer1 Module with Gate Control. 179 21.0 Timer1 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 220 25.0 In-Circuit Serial Programming™ (ICSP™) 2	1.0	Device Overview	10
4.0 Device Configuration 55 5.0 Oscillator Module 61 0. Resets 73 7.0 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.1 Fixed Voltage Reference (FVR) 141 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 169 19.0 Timer 0 Module 169 19.0 Timer 1 Module with Gate Control 176 10.1 Timer 2 Module 189 20.1 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 21.0 Timer 2 Module 260 21.0 In-circuit Serial Programming ™ (ICSP ™) </td <td>2.0</td> <td>Enhanced Mid-Range CPU</td> <td> 17</td>	2.0	Enhanced Mid-Range CPU	17
5.0 Oscillator Module 61 6.0 Resets 73 7 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 110 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 141 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 150 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer1 Module with Gate Control. 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 Instruction Set Summary 258	3.0	Memory Organization	19
6.0Resets737.0Interrupts818.0Power-Down Mode (Sleep)949.0Watchdog Timer (WDT)9710.0Flash Program Memory Control10111.0I/O Ports11712.0Peripheral Pin Select (PPS) Module13513.0Interrupt-On-Change14114.1Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer Of Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PVM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instructions Set Summary26027.0Electrical Specifications27428.0D cand AC Characteristics Graphs and Charts39829.0Development Support312310.Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Support339319Customer Support339	4.0	Device Configuration	55
7.0 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 152 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 176 0.0 Timer1 Module with Gate Control. 179 10.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Widt Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 258	5.0	Oscillator Module	61
8.0 Power-Down Mode (Sleep)	6.0	Resets	73
9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 11.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 179 10.0 Timer1 Module with Gate Control. 179 10.1 Timer2 Module 189 21.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 19.1 Timer2 Module 220 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 226 25.0 In-Circuit Serial Programming ™ (ICSP™) 258 <	7.0	Interrupts	81
10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control 176 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 226 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical Specifications 274 28.0 Dc and AC Characteristics Graphs and Charts 398 28.0	8.0	Power-Down Mode (Sleep)	94
11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 166 18.0 Comparator Module 166 19.0 Timer0 Module 176 20.1 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical Specifications 374 28.0 DC and AC Charact	9.0	Watchdog Timer (WDT)	97
12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 In-bit Pulse-Width Modulation (PWM) Module 220 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical Specifications 274 26.0 Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 312 On Packaging Information	10.0	Flash Program Memory Control	. 101
13.0Interrupt-On-Change14114.0Fixed Voltage Reference (FVR)14714.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27420.0Characteristics Graphs and Charts39829.0Development Support316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Change Notification Service339Customer Support339Customer Support339	11.0		
14.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module16920.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	12.0	Peripheral Pin Select (PPS) Module	. 135
15.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17920.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History339Customer Change Notification Service339Customer Support339	13.0	Interrupt-On-Change	. 141
16.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Packaging Information316Appendix A: Data Sheet Revision History338Customer Change Notification Service339Customer Change Notification Service339Customer Support339	14.0	Fixed Voltage Reference (FVR)	. 147
17.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26827.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	15.0	Temperature Indicator Module	. 150
18.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.311230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	16.0	Analog-to-Digital Converter (ADC) Module	. 152
19.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History339Customer Change Notification Service339Customer Support339Customer Support339Customer Support339	17.0	5-Bit Digital-to-Analog Converter (DAC) Module	. 166
20.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	18.0	Comparator Module	. 169
21.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	19.0	Timer0 Module	. 176
22.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	20.0	Timer1 Module with Gate Control	. 179
23.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339			
24.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	. 192
25.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	23.0	16-bit Pulse-Width Modulation (PWM) Module	. 220
26.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	24.0	Complementary Waveform Generator (CWG) Module	. 246
27.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339	25.0	In-Circuit Serial Programming™ (ICSP™)	. 258
28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339	26.0	Instruction Set Summary	. 260
29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339	27.0	Electrical Specifications	. 274
30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339	28.0		
Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339	29.0	Development Support	. 312
The Microchip Website	30.0	Packaging Information	. 316
Customer Change Notification Service			
Customer Support			
		•	
Deside at late at late Original and the Original Action of the Origi		••	
Product identification System	Produ	uct Identification System	. 340

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through the Fosc bits in the Configuration Words:


- ECH High power, 4-20 MHz
- ECM Medium power, 0.5-4 MHz
- ECL Low power, 0-0.5 MHz

The Oscillator Start-up Timer (OST), when available, is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-On Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION





7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
PWM4IE	PWM3IE	PWM2IE	PWM1IE		—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7 PWM4IE: PWM4 Interrupt Enable bit							
		the PWM4 inte					
		the PWM4 inte	•				
bit 6		/M3 Interrupt E					
		the PWM3 inte	•				
	0 = Disables	the PWM3 inte	errupt				
bit 5	PWM2IE: PW	/M2 Interrupt E	nable bit				
		the PWM2 inte					
	0 = Disables	the PWM2 inte	errupt				
bit 4	PWM1IE: PW	/M1 Interrupt E	nable bit				
		the PWM1 inte					
	0 = Disables	the PWM1 inte	errupt				
bit 3-0	Unimplemen	ted: Read as '	0'				
Note: Bit	PEIE of the IN	TCON register	must be				
	to enable any						

	D 0/0	D 0/0	D 0/0	11.0		11.0		
R-0/0	R-0/0	R-0/0	R-0/0	U-0	U-0	U-0	U-0	
PWM4IF ⁽¹⁾	PWM3IF ⁽¹⁾	PWM2IF ⁽¹⁾	PWM1IF ⁽¹⁾	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'								
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	PWM4IF: PW	/M4 Interrupt F	lag bit ⁽¹⁾					
	1 = Interrupt is pending							
	0 = Interrupt	is not pending						
bit 6	PWM3IF: PW	/M3 Interrupt F	lag bit ⁽¹⁾					
	1 = Interrupt is pending							
	0 = Interrupt	is not pending						
bit 5	PWM2IF: PW	/M2 Interrupt F	lag bit ⁽¹⁾					
	1 = Interrupt							
	0 = Interrupt is not pending							
bit 4	PWM1IF: PWM1 Interrupt Flag bit ⁽¹⁾							
	1 = Interrupt	is pending						
	0 = Interrupt	is not pending						
bit 3-0	Unimplemen	nted: Read as '	0'					
Note 1. Th	oso hits aro roa	d only Thoy m	ust be cleared	l by addragain	a the Flee regist	ora inaida tha n	aadula	

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

- Note 1: These bits are read-only. They must be cleared by addressing the Flag registers inside the module.
 - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.


9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep





11.5 PORTC Registers

11.5.1 DATA REGISTER

PORTC is a 6-bit wide bidirectional port in the PIC16(L)F1574/5 device and 8-bit wide bidirectional port in the PIC16(L)F1578/9 device. The corresponding data direction register is TRISC (Register 11-18). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-17) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

11.5.2 DIRECTION CONTROL

The TRISC register (Register 11-18) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

11.5.3 INPUT THRESHOLD CONTROL

The INLVLC register (Register 11-24) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 27-4 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.5.4 OPEN DRAIN CONTROL

The ODCONC register (Register 11-22) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

11.5.5 SLEW RATE CONTROL

The SLRCONC register (Register 11-23) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

11.5.6 ANALOG CONTROL

The ANSELC register (Register 11-20) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

mode after Reset. To use any p digital general purpose or pe inputs, the corresponding ANSI	Analog
	pins as
inputs, the corresponding ANS	eripheral
	EL bits
must be initialized to '0' by user so	oftware.

11.5.7 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0** "**Peripheral Pin Select** (**PPS**) **Module**" for more information.

Analog input functions, such as ADC inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELC register. Digital output functions may continue to control the pin when it is in Analog mode.

16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.





20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

20.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

20.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

20.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

20.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register. When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
1	0	0	Counts
1	0	1	Holds Count
1	1	0	Holds Count
1	1	1	Counts

20.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 20-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 20-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate pin (T1G)
01	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)
10	Comparator 1 Output (C1OUT_sync) ⁽¹⁾
11	Comparator 2 Output (C2OUT_sync) ⁽¹⁾

Note 1: Optionally synchronized comparator output.

21.5 Register Definitions: Timer2 Control

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/V	V-0/0	R/W-0/0		
		T2OUT	PS<3:0>		TMR2ON		T2CKP	S<1:0>		
oit 7						•		bit		
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, re	ead as '0'				
u = Bit is unchanged $x = Bit is unknown$ $-n/n = Value at POR and BOR/Value at all$							ie at all o	other Resets		
'1' = Bit is se	t	'0' = Bit is cle	ared							
bit 7	-	ented: Read as '								
bit 6-3	T2OUTPS<	3:0>: Timer2 Ou	utput Postscale	er Select bits						
	0000 = 1:1									
	0001 = 1:2									
		0010 = 1:3 Postscaler								
		0011 = 1:4 Postscaler								
		0100 = 1:5 Postscaler								
	0101 = 1:6 Postscaler									
	0110 = 1:7 Postscaler 0111 = 1:8 Postscaler									
	1000 = 1:9									
) Postscaler								
		l Postscaler								
		2 Postscaler								
		3 Postscaler								
		4 Postscaler								
	1110 = 1:15	5 Postscaler								
	1111 = 1:16	6 Postscaler								
bit 2	TMR2ON: T	Fimer2 On bit								
	1 = Timer2	is on								
	0 = Timer2	is off								
bit 1-0	T2CKPS<1	:0>: Timer2 Cloo	ck Prescale Se	elect bits						
	00 = Prescaler is 1									
	01 = Presca	aler is 4								
	10 = Presca	aler is 16								
	11 = Presca	aler is 64								
TABLE 21-1	: SUMMAI		TERS ASSO		TH TIMER2					
								Registe		
NI a constant			D14 4	D14.0	D:4 0	D:4 4				

REGISTER 21-1: T2CON: TIMER2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	ADIE RCIE TXIE — — TMR2IE TMR1IE						87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	-	—	TMR2IF	TMR1IF	90
PR2	Timer2 Module Period Register								
T2CON	_	- T2OUTPS<3:0> TMR2ON T2CKPS<1:0>							191
TMR2	Holding Reg	ister for the 8	-bit TMR2 Co	unt					189*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module. * Page provides register information.

Note 1: PIC16(L)F1575 only.

22.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate.

The Auto-Baud Detect feature (see **Section 22.4.1 "Auto-Baud Detect"**) can be used to compensate for changes in the INTOSC frequency.

There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

23.2 PWM Modes

PWM Modes are selected with MODE<1:0> bits of the PWMxCON register (Register 23-1).

In all PWM modes an offset match event can also be used to synchronize the PWMxTMR in three offset modes. See **Section 23.3 "Offset Modes"** for more information.

23.2.1 STANDARD MODE

The Standard mode (MODE = 00) selects a single phase PWM output. The PWM output in this mode is determined by when the period, duty cycle, and phase counts match the PWMxTMR value. The start of the duty cycle occurs on the phase match and the end of the duty cycle occurs on the duty cycle match. The period match resets the timer. The offset match can also be used to synchronize the PWMxTMR in the offset modes. See **Section 23.3 "Offset Modes"** for more information.

Equation 23-1 is used to calculate the PWM period in Standard mode.

Equation 23-2 is used to calculate the PWM duty-cycle ratio in Standard mode.

EQUATION 23-1: PWM PERIOD IN STANDARD MODE

$$Period = \frac{(PWMxPR + 1) \cdot Prescale}{PWMxCLK}$$

EQUATION 23-2: PWM DUTY CYCLE IN STANDARD MODE

$$Duty Cycle = \frac{(PWMxDC - PWMxPH)}{PWMxPR + 1}$$

A detailed timing diagram for Standard mode is shown in Figure 23-4.

23.2.2 SET ON MATCH MODE

The Set On Match mode (MODE = 01) generates an active output when the phase count matches the PWMxTMR value. The output stays active until the OUT bit of the PWMxCON register is cleared or the PWM module is disabled. The duty cycle count has no effect in this mode. The period count only determines the maximum PWMxTMR value above which no phase matches can occur.

The PWMxOUT bit can be used to set or clear the output of the PWM in this mode. Writes to this bit will take place on the next rising edge of the PWM_clock after the bit is written.

A detailed timing diagram for Set On Match is shown in Figure 23-5.

23.2.3 TOGGLE ON MATCH MODE

The Toggle On Match mode (MODE = 10) generates a 50% duty cycle PWM with a period twice as long as that computed for the standard PWM mode. Duty cycle count has no effect in this mode. The phase count determines how many PWMxTMR periods after a period event the output will toggle.

Writes to the OUT bit of the PWMxCON register will have no effect in this mode.

A detailed timing diagram for Toggle On Match is shown in Figure 23-6.

23.2.4 CENTER-ALIGNED MODE

The Center-Aligned mode (MODE = 11) generates a PWM waveform that is centered in the period. In this mode the period is two times the PWMxPR count. The PWMxTMR counts up to the period value then counts back down to 0. The duty cycle count determines both the start and end of the active PWM output. The start of the duty cycle occurs at the match event when PWMxTMR is incrementing and the duty cycle ends at the match event when PWMxTMR is decrementing. The incrementing match value is the period count minus the duty cycle count. The decrementing match value is the incrementing match value plus 1.

Equation 23-3 is used to calculate the PWM period in Center-Aligned mode.

EQUATION 23-3: PWM PERIOD IN CENTER-ALIGNED MODE

$$Period = \frac{(PWMxPR + 1) \cdot Prescale \cdot 2}{PWMxCLK}$$

Equation 23-4 is used to calculate the PWM duty cycle ratio in Center-Aligned mode

EQUATION 23-4: PWM DUTY CYCLE IN CENTER-ALIGNED MODE

$$Duty Cycle = \frac{PWMxDC \cdot 2}{(PWMxPR + 1) \cdot 2}$$

Writes to PWMxOUT will have no effect in this mode.

A detailed timing diagram for Center-Aligned mode is shown in Figure 23-7.

	D 444 676				5 4 4 6 40					
R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0			
GxASE	GxARSEN		—	GxASDSC2	GxASDSC1	GxASDSPPS				
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	e bit	U = Unimpler	nented bit, read	as '0'				
u = Bit is unc	hanged	x = Bit is unl	known	-n/n = Value a	at POR and BO	R/Value at all othe	er Resets			
'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared q = Value depends on condition									
bit 7 bit 6	GxASE: Auto-Shutdown Event Status bit 1 = An auto-shutdown event has occurred 0 = No auto-shutdown event has occurred GxARSEN: Auto-Restart Enable bit 1 = Auto-restart is enabled 0 = Auto-restart is disabled									
bit 5-4	Unimplemer	nted: Read as	'0'							
bit 3	1 = Shutdow	GxASDSC2: CWG Auto-shutdown on Comparator C2 Enable bit 1 = Shutdown when Comparator C2 output (C2OUT_sync) is high 0 = Comparator C2 output has no effect on shutdown								
bit 2	1 = Shutdow	GxASDSC1: CWG Auto-shutdown on Comparator C1 Enable bit 1 = Shutdown when Comparator C1 output (C1OUT_sync) is high 0 = Comparator C1 output has no effect on shutdown								
bit 1	1 = Shutdow	GxASDSPPS: CWG Input Pin Enable bit 1 = Shutdown when CWG input pin (CWGxIN) is high 0 = CWG input pin (CWGxIN) signal has no effect on shutdown								
bit 0	Unimplemer	nted: Read as	'0'							
	Unimplemented: Read as '0'									

REGISTER 24-3: CWGxCON2: CWG CONTROL REGISTER 2

TABLE 2	ABLE 26-3: ENHANCED MID-RANGE INSTRUCTION SET								
Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Natas	
		Description		MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	z	
COMF	f. d	Complement f	1	00		dfff		z	2
DECF	f. d	Decrement f	1	00	0011		ffff	Z	2
INCF	f. d	Increment f	1	00	1010	dfff		Z	2
IORWF	f, d	Inclusive OR W with f	1	00		dfff		Z	2
MOVF	f, d	Move f	1	00		dfff		_	2
MOVWF	f, u	Move W to f	1	00		1fff		2	2
RLF	f, d	Rotate Left f through Carry	1	00		dfff		с	2
RRF	f, d	Rotate Right f through Carry	1	00		dfff		C	2
SUBWF	,	Subtract W from f	1	00		dfff		-	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11					2
	f, d		-			dfff		C, DC, Z	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		7	2
XORWF f, d Exclusive OR W with f 1 00 0110 dff ffff Z BYTE ORIENTED SKIP OPERATIONS								2	
	6.1					1.5.5.5			4.0
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE F		RATIO	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
BIT-ORIENTED SKIP OPERATIONS									
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
			OPERATIONS	1				1	
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk		
						1			

TABLE 26-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

DECFSZ	Decrement f, Skip if 0				
Syntax:	[<i>label</i>] DECFSZ f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0				
Status Affected:	None				
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.				

GOTO	Unconditional Branch				
Syntax:	[<i>label</i>] GOTO k				
Operands:	$0 \leq k \leq 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.				

INCFSZ	Increment f, Skip if 0					
Syntax:	[label] INCFSZ f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0					
Status Affected:	None					
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.					

IORLW	Inclusive OR literal with W				
Syntax:	[<i>label</i>] IORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .OR. $k \rightarrow$ (W)				
Status Affected:	Z				
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.				

INCF	Increment f				
Syntax:	[<i>label</i>] INCF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) + 1 \rightarrow (destination)				
Status Affected:	Z				
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

IORWF	Inclusive OR W with f					
Syntax:	[<i>label</i>] IORWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .OR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.					

PIC16(L)F1574/5/8/9




FIGURE 28-1: IDD, EC Oscillato Low-Power Mode, Fosc = 32 kHz, PIC16LF1574/5/8/9 Only.





FIGURE 28-2: IDD, EC Oscillator, Low-Power Mode, Fosc = 32 kHz, PIC16F1574/5/8/9 Only.



Low-Power Mode, Fosc = 500 kHz, PIC16LF1574/5/8/9 Only.




FIGURE 28-5:IDD Typical, EC Oscillator,Medium Power Mode, PIC16LF1574/5/8/9 Only.




FIGURE 28-4: IDD, EC Oscillator, Low-Power Mode, Fosc = 500 kHz, PIC16F1574/5/8/9 Only.





FIGURE 28-6: IDD Maximum, EC Oscillator, Medium Power Mode, PIC16LF1574/5/8/9 Only.

30.0 PACKAGING INFORMATION


30.1 **Package Marking Information**

14-Lead PDIP (300 mil)



20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch E		1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)				0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads		7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

OptionRangeDevice:PIC16LF1574, PIC16F1575, PIC16F1575 PIC16LF1578, PIC16LF1579, PIC16F1575Tape and ReelBlankBlank= Standard packaging (tube or tray) Option:TemperatureII= -40°C toHarge:EE= -40°C toPackage:(2)GZ= UQFN, 20-Lead (4x4x0.5mm) JQJQ= UQFN, 16-Lead (4x4x0.5mm) JQPPlastic DIP SLSOIC, 20-Lead SS= SSOP, 20-Lead SSSS= SSOP, 20-Lead SSSS= SSOP, 14-Lead SSSS= SSOP, 14-LeadSS= SSOP, 14-Lead	PART NO.	[X] ⁽¹⁾ Tape and Reel	- <u>X</u> Temperature	/XX Package	XXX Pattern	Exa a)	ample PIC1	s: 6LF1578T - I/SO
JQ = UQFN, 16-Lead (4x4x0.5mm) P = Plastic DIP SL = SOIC, 14-Lead SO = SOIC, 20-Lead SS = SSOP, 20-Lead ST = Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and in not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. ST = TSSOP, 14-Lead Pattern: QTP, SQTP, Code or Special Requirements 2:	Tape and Reel Option: Temperature	Option PIC16LF1574, PIC16LF1578, Blank = Stan T = Tape I = -40	Range , PIC16F1574, PIK , PIC16F1578, PIK adard packaging (t e and Reel ⁽¹⁾	C16LF1575, PIC C16LF1579, PIC ube or tray) (Industrial)		b)	Indus SOIC PIC1 Indus PDIF PIC1 Exte	strial temperature, > package 6F1575 - I/P strial temperature package 6LF1574-E/JQ nded Temperature
		JQ = UQ P = Pla SL = SO SO = SO SS = SSI ST = TSS QTP, SQTP, C	IFN, 16-Lead (4x4 stic DIP IC, 14-Lead IC, 20-Lead OP, 20-Lead SOP, 14-Lead SOP, 14-Lead	x0.5mm)		Not		identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or