



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1578-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE OF CONTENTS

20 Enhanced Mid-Range CPU 17 30 Memory Organization 19 40 Device Configuration 55 50 Oscillator Module 61 60 Resets 73 70 Interrupts 81 80 Watchdog Timer (WDT) 97 100 Flash Program Memory Control 101 110 I/O Forts 117 120 Peripheral Pin Select (PPS) Module 135 1111 Interrupt-On-Change 141 141 Fixed Voltage Reference (FVR) 141 141 Fixed Voltage Reference (FVR) 147 150 Temperature Indicator Module 150 161 Analog-to-Digital Converter (DAC) Module 150 162 Comparator Module 150 163 Comparator Module 150 164 Timer2 Module 162 175 File Voltage Reference (FVR) 164 176 Temperature Indicator Module 150 160 Analog-to-Digital Converter (DAC) Module 150 170 Ti	1.0	Device Overview	10
3.0 Memory Organization 19 4.0 Device Configuration 55 5.0 Oscillator Module 61 6.0 Resets 73 7.0 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.1 I/O Ports 101 11.0 Power-Down Mode (Sleep) 97 10.2 Peripheral Pin Select (PPS) Module 117 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PVR) 1147 13.0 Interrupt-On-Change 141 14.1 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (DAC) Module 150 16.0 Comparator Module 169 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 169 19.0 Timer 2 Module 176 20.0 Timer 2 Module 189 21.0 Timer 2 Module 189 22.0 Enhanced Univers	2.0	Enhanced Mid-Range CPU	17
4.0 Device Configuration 55 5.0 Oscillator Module 61 0.0 Resets 73 7.0 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.1 Flash Program Memory Control 101 11.0 I/O Prats 117 12.0 Peripheral Pin Select (PPS) Module 115 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 152 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 166 19.0 Timer1 Module with Gate Control 179 21.0 Timer1 Module with Gate Control 179 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 220 <td>3.0</td> <td>Memory Organization</td> <td> 19</td>	3.0	Memory Organization	19
5.0 Oscillator Module 61 6.0 Resets 73 7 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.1 Flash Program Memory Control 101 11.0 I/O Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.1 Fixed Voltage Reference (FVR) 141 14.0 Fixed Voltage Reference (FVR) 142 15.0 Interrupt-Analog Converter (DAC) Module 152 16.0 Analog-to-Digital Converter (DAC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 179 21.0 Timer Module with Gate Control. 179 21.0 Timer Modu	4.0	Device Configuration	55
6.0 Resets 73 7.0 Interrupts 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.1 Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.1 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 169 19.0 Timer0 Module 166 18.0 Comparator Module 166 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 16-bit Pulse-Width Modulation (PWM) Module 220 22.0 16-bit Pulse-Width Modulation (PWM) Module 220 22.0 16-bit Pulse-Width Modulation (PWM) Module 246 23.0 In-Circuit Serial	5.0	Oscillator Module	61
7.0 Interrupts. 81 8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control. 177 10.1 Timer2 Module 189 21.0 Timer1 Module in (PWM) Module 220 22.0 Enhanced Universal Synchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 226	6.0	Resets	73
8.0 Power-Down Mode (Sleep) 94 9.0 Watchdog Timer (WDT) 97 10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 169 19.0 Timer1 Module with Cate Control. 177 20.1 Theared Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 220 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary. 258 20.0 Development Support. 312 20.0 Peevelopment	7.0	Interrupts	81
9.0 Watchdog Timer (WDT)	8.0	Power-Down Mode (Sleep)	94
10.0 Flash Program Memory Control 101 11.0 I/O Ports 117 11.0 Peripheral Pin Select (PPS) Module 135 11.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 179 21.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 220 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical S	9.0	Watchdog Timer (WDT)	97
11.0 I/O Ports 117 12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer 0 Module 176 20.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 220 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 268 27.0 Electrical Specifications 274 28.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History <td>10.0</td> <td>Flash Program Memory Control</td> <td>. 101</td>	10.0	Flash Program Memory Control	. 101
12.0 Peripheral Pin Select (PPS) Module 135 13.0 Interrupt-On-Change 141 14.0 Fixed Voltage Reference (FVR) 147 15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 169 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming TM (ICSP TM) 258 26.0 Instruction Set Summary. 260 7.0 Electrical Specifications 274 28.0 Dc and AC Characteristics Graphs and Charts 398 29.0 Development Support. 312 30.0 Packaging Information 316 App	11.0	I/O Ports	. 117
13.0Interrupt-On-Change14114.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15016.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31639.0Development Support.31839.0Development Support.33939.10Packaging Information316Appendix A: Data Sheet Revision History33839.0Developmet Change Notification Service339Customer Change	12.0	Peripheral Pin Select (PPS) Module	. 135
14.0Fixed Voltage Reference (FVR)14715.0Temperature Indicator Module15015.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Customer Support339Customer Support339Customer Support339 <td>13.0</td> <td>Interrupt-On-Change</td> <td>. 141</td>	13.0	Interrupt-On-Change	. 141
15.0 Temperature Indicator Module 150 16.0 Analog-to-Digital Converter (ADC) Module 152 17.0 5-Bit Digital-to-Analog Converter (DAC) Module 166 18.0 Comparator Module 166 19.0 Timer0 Module 166 19.0 Timer0 Module 176 20.1 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 256 27.0 Electrical Specifications 274 28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 <td>14.0</td> <td>Fixed Voltage Reference (FVR)</td> <td>. 147</td>	14.0	Fixed Voltage Reference (FVR)	. 147
16.0Analog-to-Digital Converter (ADC) Module15217.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support.339Customer Support.339	15.0	Temperature Indicator Module	. 150
17.05-Bit Digital-to-Analog Converter (DAC) Module16618.0Comparator Module16919.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History339Customer Change Notification Service339Customer Change Notification Service339Customer Support339Souther Support339Souther Support339Customer Support339Souther Su	16.0	Analog-to-Digital Converter (ADC) Module	. 152
18.0 Comparator Module 169 19.0 Timer0 Module 176 20.0 Timer1 Module with Gate Control 179 21.0 Timer2 Module 189 22.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) 192 23.0 16-bit Pulse-Width Modulation (PWM) Module 220 24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 258 27.0 Electrical Specifications 274 28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 338 The Microchip Website 339 339 Customer Change Notification Service 339 339 Customer Support 339 339	17.0	5-Bit Digital-to-Analog Converter (DAC) Module	. 166
19.0Timer0 Module17620.0Timer1 Module with Gate Control17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31230.0Packaging Information316Appendix A: Data Sheet Revision History.338The Microchip Website339Customer Change Notification Service339Customer Support.339Souther Support. </td <td>18.0</td> <td>Comparator Module</td> <td>. 169</td>	18.0	Comparator Module	. 169
20.0Timer1 Module with Gate Control.17921.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support.31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Customer Support339Sender History339Customer Support339Customer Support339Sender History339Sender History339Customer Support339Sender History339Sender History339Sender History339Sender History339Sender History339Customer Support339Sender History339Sender History339Sender History339Sender History339Sender History339Sender History339Sender History339Sender History339Sender History<	19.0	Timer0 Module	. 176
21.0Timer2 Module18922.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Soutomer Support339Soutomer Support339Customer Support339Soutomer Supp	20.0	Timer1 Module with Gate Control	. 179
22.0Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)19223.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Subservice339Customer Support339Subservice339Customer Support339Subservice339Customer Support339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339Subservice339<	21.0	Timer2 Module	. 189
23.016-bit Pulse-Width Modulation (PWM) Module22024.0Complementary Waveform Generator (CWG) Module24625.0In-Circuit Serial Programming™ (ICSP™)25826.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Subtemer Support339S	22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	. 192
24.0 Complementary Waveform Generator (CWG) Module 246 25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical Specifications 274 28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Customer Support 339	23.0	16-bit Pulse-Width Modulation (PWM) Module	. 220
25.0 In-Circuit Serial Programming™ (ICSP™) 258 26.0 Instruction Set Summary 260 27.0 Electrical Specifications 274 28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Customer Support 339 South History 339 Customer Support 339	24.0	Complementary Waveform Generator (CWG) Module	. 246
26.0Instruction Set Summary26027.0Electrical Specifications27428.0DC and AC Characteristics Graphs and Charts39829.0Development Support31230.0Packaging Information316Appendix A: Data Sheet Revision History338The Microchip Website339Customer Change Notification Service339Customer Support339Subtemer Support330Subtemer Support330Subtemer Support330Subtemer Support330Subtemer Support3	25.0	In-Circuit Serial Programming™ (ICSP™)	. 258
27.0 Electrical Specifications 274 28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Subtemer Support 339	26.0	Instruction Set Summary	. 260
28.0 DC and AC Characteristics Graphs and Charts 398 29.0 Development Support 312 30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Subtemer Support 339	27.0	Electrical Specifications	. 274
29.0 Development Support	28.0	DC and AC Characteristics Graphs and Charts	. 398
30.0 Packaging Information 316 Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Souther Support 339	29.0	Development Support	. 312
Appendix A: Data Sheet Revision History 338 The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Souther Support 339	30.0	Packaging Information	. 316
The Microchip Website 339 Customer Change Notification Service 339 Customer Support 339 Subtraction Service 339 Customer Support 339	Appe	ndix A: Data Sheet Revision History	. 338
Customer Change Notification Service	The N	/icrochip Website	. 339
Customer Support	Custo	omer Change Notification Service	. 339
Deside at late at late Original and the Original Action of the Origi	Custo	omer Support	. 339
Product identification System	Produ	uct Identification System	. 340

TABLE 3-11: PIC16(L)F1574/5/8/9 MEMORY MAP, BANK 27

		Bank 27	
	D8Ch		
	D8Dh	—	
	D8Eh	PWMEN	
	D8Fh	PWMLD	
	D90h	PWMOUT	
	D91h	PWM1PHL	
	D92h	PWM1PHH	
	D93h	PWM1DCL	
	D94h	PWM1DCH	
	D95h	PWM1PRL	
	D96h	PWM1PRH	
	D97h	PWM10FL	
	D98h	PWM10FH	
	D99h	PWM1TMRI	
	DOON	PWM1TMRH	
	DORH	PWM1CON	
	DaCh	PWM1INTE	
	DOOP		
	DaDu		
	D9Eh		
	D9Fn	PWWILDCON	
	DAUN	PWWIDFCON	
	DA1h	PWW2PHL	
	DA2h	PWW2PHH	
	DA3h	PWM2DCL	
	DA4h	PWM2DCH	
	DA5h	PWM2PRL	
	DA6h	PWM2PRH	
	DA7h	PWM2OFL	
	DA8h	PWM2OFH	
	DA9h	PWM2TMRL	
	DAAh	PWM2TMRH	
	DABh	PWM2CON	
	DACh	PWM2INTE	
	DADh	PWM2INTF	
	DAEh	PWM2CLKCON	
	DAFh	PWM2LDCON	
	DB0h	PWM2OFCON	
	DB1h	PWM3PHL	
	DB2h	PWM3PHH	
	DB3h	PWM3DCL	
	DB4h	PWM3DCH	
	DB5h	PWM3PRL	
	DB6h	PWM3PRH	
	DB7h	PWM30FL	
	DB8h	PWM30FH	
	DB9h	PWM3TMRL	
	DBAh	PWM3TMRH	
	DBBh	PWM3CON	
	DBCh	PWM3INTE	
	DBDh	PWM3INTF	
	DBEh	PWM3CLKCON	
	DBFh	PWM3LDCON	
	DC0h	PWM30FC0N	
	DC1h	PWM4PHI	
	DC2h	PWM4PHH	
	DC2h		
	DC4II DC5h		
	DCSI		
	DC/n		
	DC9h		
	DCAh		
	DCBh	PWW4CON	
	DCCh	PWW4IN1E	
	DCDh	PWM4INTF	
	DCEh	PWM4CLKCON	
	DCFh	PWM4LDCON	
	DD0h	PWM40FC0N	
	DD1h		
	DEFh	—	
Logendy	= L Inimr	lemented data momony l	ocations read as 'o'
Legenu.	- 011114	semented data memory i	Jourions, 10au as 0.

TABLE 3-12: PIC16(L)F1574/5/8/9 MEMORY MAP, BANK 28-29 MAP

	Bank 28		Bank 29
E0Ch	—	E8Ch	_
E0Dh	_	E8Dh	_
E0Eh	_	E8Eh	_
E0Fh	PPSLOCK	E8Fh	_
E10h	INTPPS	E90h	RA0PPS
F11h	TOCKIPPS	F91h	RA1PPS
E12h	TICKIPPS	E92h	RA2PPS
E13h	TIGPPS	F03h	
E14h	CWG1PPS	E0/h	PA/PPS
E15h	DVDDS	E05h	DA5DDS
E16h	CKPPS	Egen	-
		EOTh	
E19b	ADCACIFF3	Eash	—
E10h		EOOh	
		EQAN	
		EORh	—
		Eapli	
E1Ch	_	E9Ch	RB4PPS(')
E1Dh		E9Dh	RB5PPS ⁽¹⁾
E1Eh	_	E9Eh	RB6PPS ⁽¹⁾
F1Fh	_	FOFh	RB7PPS(1)
E20h	_	FAOh	RCOPPS
E21h		EA1h	RC1PPS
E22h		EA2h	RC2PPS
E22h		EA2h	PC3PPS
E24h		EA4h	PC/PPS
E25h		EASh	
E2011		EASI	
E26N	_	EAGU	RC6PPS(")
E27h		EA7h	RC7PPS(")
E28h	_	EA8h	—
E29h	_	EA9h	—
E2Ah	_	EAAh	—
E2Bh	—	EABh	—
E2Ch	_	EACh	—
E2Dh	_	EADh	—
E2Eh	—	EAEh	—
E2Fh	_	EAFh	—
E30h	_	EB0h	—
E31h	—	EB1h	—
E32h		EB2h	—
E33h	_	EB3h	_
E34h	_	EB4h	_
E35h		EB5h	_
E36h		EB6h	_
E37h	_	EB7h	_
E38h		EB8h	_
E39h		EB9h	
E3Ah		EBAh	
E3Bh	—	EBBh	_
E3Ch	_	EBCh	_
E3Dh	_	EBDh	_
E3Eh	_	EBEh	_
E3Fh		EBFh	
E40h		EC0h	
	_		—
E6Fh		EEFh	
l egend:	= Unimpleme	nted data	memory locations

TABLE 3	5-15: SPE	CIAL FUI	NCTION	REGISTE		ARY (CON	IINUED)				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
38Ch	INLVLA	_	—	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	11 1111	11 1111
38Dh	INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	—	_	—	1111	1111
38Eh	INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	1111 1111	1111 1111
38Fh to 390h	_	Unimpleme	nted							_	_
391h	IOCAP	_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	IOCBP ⁽¹⁾	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	—	_	—	0000	00
395h	IOCBN ⁽¹⁾	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	—	_	—	0000	00
396h	IOCBF ⁽¹⁾	IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	_	—	—	0000	00
397h	IOCCP	IOCCP7 ⁽¹⁾	IOCCP6 ⁽¹⁾	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	0000 0000	0000 0000
398h	IOCCN	IOCCN7 ⁽¹⁾	IOCCN6 ⁽¹⁾	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	0000 0000	0000 0000
399h	IOCCF	IOCCF7 ⁽¹⁾	IOCCF6 ⁽¹⁾	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	0000 0000	0000 0000
39Ah to 39Fh	_	Unimpleme	Unimplemented —								-
Bank 8											
40Ch to 41Fh	_	Unimpleme	nted							_	-
Bank 9											

to 49Fh

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

 3:
 Unimplemented, read as '1'.

48Ch

Unimplemented

IADLL J	-13. SFL			KLOIS I L							
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 27	(Continued)										
DC9h	PWM4TMRL					TMR<7:0>				xxxx xxxx	uuuu uuuu
DCAh	PWM4TMRH				I	⁻ MR<15:8>				xxxx xxxx	uuuu uuuu
DCBh	PWM4CON	EN	—	OUT	POL	MODI	E<1:0>	—	_	0000 00	0000 00
DCCh	PWM4INTE	—	—	—	—	OFIE	PHIE	DCIE	PRIE	000	000
DCDh	PWM4INTF	—	—	—	—	OFIF	PHIF	DCIF	PRIF	000	000
DCEh	PWM4CLKCON	—		PS<2:0>		_	—	CS<	:1:0>	-000 -000	-00000
DCFh	PWM4LDCON	LDA	LDT	—	—	—	—	LDS	<1:0>	00000	0000
DD0h	PWM40FCON	—	OFM	<1:0>	OFO	—	—	OFS	<1:0>	-000 -000	-00000
DD1h to DEFh	_	Unimplemer	Unimplemented							_	_
Bank 28											
E0Ch											
E0Eh	_	Unimplemen	ited							_	_
E0Fh	PPSLOCK	_	_	_	_	-	_	_	PPSLOCKED	0	0
E10h	INTPPS	_	_	_			INTPPS<4:0>			0 0010	u uuuu
E11h	TOCKIPPS	_	_	_			T0CKIPPS<4:0	>		0 0010	u uuuu
E12h	T1CKIPPS	_	_	_			T1CKIPPS<4:0	>		0 0101	u uuuu
E13h	T1GPPS	_	_	_			T1GPPS<4:0>			0 0100	u uuuu
E14h	CWG1INPPS	_	—	_			CWGINPPS<4:0)>		0 0010	u uuuu
E15h	RXPPS	_	_	_			RXPPS<4:0>			1 0101	u uuuu
E16h	CKPPS	_	_	_			CKPPS<4:0>			1 0101	u uuuu
E17h	ADCACTPPS	_	_	_		A	ADCACTPPS<4:	0>		1 0101	u uuuu
E18h to E6Fh	_	Unimplemer	nted							_	_

TABLE 3-15: SPECIAL EUNCTION DEGISTED SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1578/9 only.

 2:
 PIC16F1574/5/8/9 only.

3: Unimplemented, read as '1'.

DS40001782C-page 45

5.5 Register Definitions: Oscillator Control

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN	IRCF<3:0>					SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7	SPLLEN: Sot If PLLEN in C SPLLEN bit is If PLLEN in C 1 = 4x PLL is 0 = 4x PLL is	ftware PLL Ena Configuration W s ignored. 4x P Configuration W s enabled s disabled	able bit ′ <u>ords = 1:</u> LL is always e ′ <u>ords = 0:</u>	nabled (subject	to oscillator re	equirements)	
bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz HF 1110 = 8 MHz or 32 MHz HF (see Section 5.2.2.1 "HFINTOSC") 1101 = 4 MHz HF 100 = 2 MHz HF 1010 = 2 MHz HF 1011 = 1 MHz HF 1010 = 500 kHz HF(1) 1001 = 250 kHz HF(1) 1000 = 125 kHz HF(1) 0111 = 500 kHz MF (default upon Reset) 0110 = 250 kHz MF 0101 = 125 kHz MF 0101 = 125 kHz MF 0101 = 31.25 kHz MF							
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	SCS<1:0>: S 1x = Internal 01 = Reserve 00 = Clock de	ystem Clock S oscillator block ed etermined by F	elect bits COSC<1:0> in	Configuration W	/ords.		
Note 1: D	uplicate frequen	cy derived from	HFINTOSC.				

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_			TUN	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	nted: Read as '	0'				
bit 5-0	TUN<5:0>: F	requency Tunir	ng bits				
	100000 = M	linimum frequer	псу				
	•						
	•						
	111111 =						
	000000 = O	scillator module	e is running at	the factory-calil	brated frequen	cy.	
	000001 =						
	•						
	•						
	011110 =						
	011111 = M	laximum freque	ncy				

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 27.0 "Electrical Specifications"** for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
10		Awake	Active
TO	X	Sleep	Disabled
0.1	1	х	Active
01	0	х	Disabled
00	х	х	Disabled

TABLE 9-1: WDT OPERATING MODES

9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

The WDT remains clear until the OST, if enabled, completes. See **Section 5.0 "Oscillator Module"** for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See **Section 3.0 "Memory Organization"** for more information.

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = EXTRC, INTOSC, EXTCLK			
Change INTOSC divider (IRCF bits)	Unaffected		

10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to user IDs

The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 10-3: FLASH PROGRAM

MEMORY UNLOCK SEQUENCE FLOWCHART



REGISTER 11-20:	ANSELC: PORTC ANALOG SELECT REGISTER
-----------------	--------------------------------------

R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
ANSC7 ⁽²⁾	ANSC6 ⁽²⁾	—	—	ANSC3	ANSC2	ANSC1	ANSC0		
bit 7				•		•	bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
u = Bit is une	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is se	et	'0' = Bit is clea	ared						
bit 7-6	ANSC<7:6 >: 0 = Digital I/ 1 = Analog ir	Analog Select O. Pin is assigr ıput. Pin is ass	between Anale ned to port or c igned as analo	og or Digital Fu digital special fu og input ⁽¹⁾ . Digit	nction on pins Inction. tal input buffer	RC<7:6>, resp disabled.	ectively ^(1, 2)		
bit 5-4	Unimplemen	ted: Read as '	0'						
bit 3-0	bit 3-0 ANSC<3:0> : Analog Select between Analog or Digital Function on pins RC<3:0>, respectively ⁽¹⁾ 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled.								
Note 1: V	/hen setting a pir	n to an analog i	nput, the corre	esponding TRIS	S bit must be se	et to Input mod	e in order to		

allow external control of the voltage on the pin. 2: ANSC<7:6> are available on PIC16(L)F1578/9 only.

REGISTER 11-21: WPUC: WEAK PULL-UP PORTC REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUC7 ⁽³⁾	WPUC6 ⁽³⁾	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits⁽³⁾

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

3: WPUC<7:6> are available on PIC16(L)F1578/9 only.

Derinheral	xxxPPS	Default Pir	n Selection	Reset Value (xxxPPS<4:0>)		
Penpherai	Register	PIC16(L)F1578/9	PIC16(L)F1574/5	PIC16(L)F1578/9	PIC16(L)F1574/5	
Interrupt-on-change	INTPPS	RA2	RA2	00010	00010	
Timer 0clock	T0CKIPPS	RA2	RA2	00010	00010	
Timer 1clock	T1CKIPPS	RA5	RA5	00101	00101	
Timer 1 gate	T1GPPS	RA4	RA4	00100	00100	
CWG1	CWG1INPPS	RA2	RA2	00010	00010	
EUSART RX	RXPPS	RB5	RC5	01101	10101	
EUSART CK	CKPPS	RB7	RC4	01111	10100	
ADC Auto-Conversion Trigger	ADCACTPPS	RC4	RC4	10100	10100	

TABLE 12-1:PPS INPUT REGISTER RESET VALUES

Example: ADCACTPPS = 0x14 selects RC4 as the ADC Auto-Conversion Trigger input.

	Output Signal	PIC16(L)F1578/9			PIC16(L)F1574/5	
RXyPPS<3:0>	Output Signal	PORTA	PORTB	PORTC	PORTA	PORTC
1111	Reserved	_	—	—	—	—
1110	Reserved	_	—	—	—	—
1101	Reserved	—	—	—	—	—
1100	Reserved		—	—	—	—
1011	Reserved	_	—	—	—	—
1010	DT ⁽¹⁾	•	•	•	•	•
1001	TX/CK ⁽¹⁾	•	•	•	•	•
1000	CWG1OUTB ⁽¹⁾	•	•	•	•	•
0111	CWG1OUTA ⁽¹⁾	•	•	•	•	•
0110	PWM4_out	•	•	•	•	•
0101	PWM3_out	•	•	•	•	•
0100	PWM2_out	•	•	•	•	•
0011	PWM1_out	•	•	•	•	•
0010	sync_C2OUT	•	•	•	•	•
0001	sync_C1OUT	•	•	•	•	•
0000	LATxy	•	•	•	•	•

TABLE 12-2: AVAILABLE PORTS FOR OUTPUT BY PERIPHERAL⁽²⁾

Note 1: TRIS control is overridden by the peripheral as required.

2: Unsupported peripherals will output a '0'.

16.2 ADC Operation

16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the					
	same instruction that turns on the ADC.					
	Refer to Section 16.2.6 "ADC Conver-					
	sion Procedure".					

16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their						
	Reset state. Thus, the ADC module is						
	turned off and any pending conversion is						
	terminated.						

16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

16.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met. The PWM module can trigger the ADC in two ways, directly through the PWMx_OF_match or through the interrupts generated by all four match signals. See Section 23.0 "16-bit Pulse-Width Modulation (PWM) Module". If the interrupts are chosen, each enabled interrupt in PWMxINTE will trigger a conversion. Refer to Figure 16-4 for more information.

See Table 16-2 for auto-conversion sources.





TABLE 16-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Comparator C1	C1OUT_sync
Comparator C2	C2OUT_sync
PWM1	PWM1_OF_match
PWM1	PWM1_interrupt
PWM2	PWM2_OF_match
PWM2	PWM2_interrupt
PWM3	PWM3_OF_match
PWM3	PWM3_interrupt
PWM4	PWM4_OF_match
PWM4	PWM4_interrupt
ADC Trigger	ADCACT
CWG Input Pin	CWGIN

20.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 20-1 displays the Timer1 enable selections.

TABLE 20-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

20.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 20-2 displays the clock source selections.

20.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- · C1 or C2 comparator input to Timer1 gate

20.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 20-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T1OSCEN ⁽¹⁾	Clock Source
11	x	LFINTOSC
10	x	External Clocking on T1CKI Pin
01	x	System Clock (Fosc)
00	x	Instruction Clock (Fosc/4)

Note 1: T1OSC is not available on all devices.

23.0 16-BIT PULSE-WIDTH MODULATION (PWM) MODULE

The Pulse-Width Modulation (PWM) module generates a pulse width modulated signal determined by the phase, duty cycle, period, and offset event counts that are contained in the following registers:

- PWMxPH register
- PWMxDC register
- PWMxPR register
- PWMxOF register

Figure 23-1 shows a simplified block diagram of the PWM operation.

Each PWM module has four modes of operation:

- Standard
- · Set On Match
- Toggle On Match
- · Center-Aligned

For a more detailed description of each PWM mode, refer to **Section 23.2** "**PWM Modes**".

Each PWM module has four offset modes:

- Independent Run
- · Slave Run with Synchronous Start
- · One-Shot Slave with Synchronous Start
- Continuous Run Slave with Synchronous Start and Timer Reset

Using the offset modes, each PWM module can offset its waveform relative to any other PWM module in the same device. For a more detailed description of the offset modes refer to **Section 23.3 "Offset Modes"**.

Every PWM module has a configurable reload operation to ensure all event count buffers change at the end of a period thereby avoiding signal glitches. Figure 23-2 shows a simplified block diagram of the reload operation. For a more detailed description of the reload operation, refer to Section **Section 23.4 "Reload Operation"**.



FIGURE 23-1: 16-BIT PWM BLOCK DIAGRAM

FIGURE 23-10: ONE-SHOT SLAVE RUN MODE WITH SYNC START TIMING DIAGRAM



PIC16(L)F1574/5/8/9

23.7 Register Definitions: PWM Control

Long bit name prefixes for the 16-bit PWM peripherals are shown in Table 23-1. Refer to **Section 1.1 "Register and Bit Naming Conventions**" for more information

TABLE 23-1:

Peripheral	Bit Name Prefix			
PWM1	PWM1			
PWM2	PWM2			
PWM3	PWM3			
PWM4	PWM4			

REGISTER 23-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	U-0	R/HS/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
EN	—	OUT	POL	MODE<1:0>		—	_
bit 7							bit 0

Legend:						
HC = Bit is	s cleared by hardware	HS = Bit is set by hardware				
R = Reada	able bit W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is u	Inchanged x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is	set '0' = Bit is cleared					
bit 7	EN: PWM Module Enable bit					
	1 = Module is enabled					
	0 = Module is disabled					
bit 6	Unimplemented: Read as '0'					
bit 5	t 5 OUT: Output State of the PWM module					
bit 4	POL: PWM Output Polarity Control bit					
	1 = PWM output active state is low					
	0 = PWM output active state is high					
bit 3-2	MODE<1:0>: PWM Mode Control bits					
	11 = Center-Aligned mode					
	10 = Toggle On Match mode					
	01 = Set On Match mode					
	00 = Standard PWM mode					

bit 1-0 Unimplemented: Read as '0'

PIC16(L)F1574/5/8/9



FIGURE 28-1: IDD, EC Oscillato Low-Power Mode, Fosc = 32 kHz, PIC16LF1574/5/8/9 Only.



FIGURE 28-2: IDD, EC Oscillator, Low-Power Mode, Fosc = 32 kHz, PIC16F1574/5/8/9 Only.



Low-Power Mode, Fosc = 500 kHz, PIC16LF1574/5/8/9 Only.



FIGURE 28-5:IDD Typical, EC Oscillator,Medium Power Mode, PIC16LF1574/5/8/9 Only.



FIGURE 28-4: IDD, EC Oscillator, Low-Power Mode, Fosc = 500 kHz, PIC16F1574/5/8/9 Only.



FIGURE 28-6: IDD Maximum, EC Oscillator, Medium Power Mode, PIC16LF1574/5/8/9 Only.



FIGURE 28-7: IDD Typical, EC Oscillator, Medium Power Mode, PIC16F1574/5/8/9 Only.



FIGURE 28-8: IDD Maximum, EC Oscillator, Medium Power Mode, PIC16F1574/5/8/9 Only.



FIGURE 28-9: IDD Typical, EC Oscillator, High-Power Mode, Fosc = 32 kHz, PIC16LF1574/5/8/9 Only.



FIGURE 28-10: IDD Typical, EC Oscillator, High-Power Mode, Fosc = 32 kHz, PIC16F1574/5/8/9 Only.



FIGURE 28-12: IDD, LFINTOSC Mode, Fosc = 31 kHz, PIC16F1574/5/8/9 Only.

12 (**V**rl) 10 8 Typical 4 2 0 3.4 3.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.8 1.6 VDD (V) FIGURE 28-11: IDD, LFINTOSC Mode,

Max.

Fosc = 31 kHz, PIC16LF1574/5/8/9 Only.

18

16

14

Max: 85°C + 3o Typical: 25°C

29.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

29.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

29.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width	X			0.60
Contact Pad Length	Y			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A