E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1578t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3: 20-PIN PDIP, SOIC, SSOP



Note: See Table 4 for the pin allocation table.





PIC16(L)F1574/5/8/9





TABLE 3-13: PIC16(L)F1574/5/8/9 MEMORY MAP, BANK 31

		Bank 31			
F8	Ch				
		Unimplemented Read as '0'			
FE	3h				
FE	4h	STATUS_SHAD			
FE	5h	WREG_SHAD			
FE	6h	BSR_SHAD			
FE	7h	PCLATH_SHAD			
FE	8h	FSR0L_SHAD			
FE	9h	FSR0H_SHAD			
FE	Ah	FSR1L_SHAD			
FE	Bh	FSR1H_SHAD			
FE	Ch	_			
FE	Dh	STKPTR			
FE	Eh	TOSL			
FE	Fh	TOSH			
l egend:		I Inimplemented data n	nemory locations		
Legenu.	= Unimplemented data memory locations, read as '0'.				

5.2.2.7 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<1:0> = 00).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<1:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

5.2.2.8 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 27.0 "Electrical Specifications"**.

12.8 Register Definitions: PPS Input Selection

REGISTER 12-1: xx	xPPS: PERIPHERAL xxx	INPUT SELECTION
-------------------	-----------------------------	-----------------

U-0	U-0	U-0	R/W-q/u	R/W-q/u	R/W-q/u	R/W-q/u	R/W-q/u
	_	—			xxxPPS<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BOF	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = value dep	ends on periphe	eral	
bit 7-5	Unimplement	ted: Read as 'd)'				
bit 4-3 xxxPPS<4:3>: Peripheral xxx Input PORT Selection bits 11 = Reserved. Do not use. 10 = Peripheral input is PORTC 01 = Peripheral input is PORTB ⁽²⁾ 00 = Peripheral input is PORTA							
bit 2-0 xxxPPS<2:0>: Peripheral xxx Input Bit Selection bits ⁽¹⁾ 111 = Peripheral input is from PORTx Bit 7 (Rx7) 110 = Peripheral input is from PORTx Bit 6 (Rx6) 101 = Peripheral input is from PORTx Bit 5 (Rx5) 100 = Peripheral input is from PORTx Bit 4 (Rx4) 011 = Peripheral input is from PORTx Bit 3 (Rx3) 010 = Peripheral input is from PORTx Bit 2 (Rx2) 001 = Peripheral input is from PORTx Bit 1 (Rx1) 000 = Peripheral input is from PORTx Bit 0 (Rx0)							

Note 1: See Table 12-1 for xxxPPS register list and Reset values.2: PIC16(L)F1578/9 only.

REGISTER 12-2: RxyPPS: PIN Rxy OUTPUT SOURCE SELECTION REGISTER

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—	—			RxyPPS<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Reset			

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RxyPPS<4:0>:** Pin Rxy Output Source Selection bits Selection code determines the output signal on the port pin. See Table 12-2 for the selection codes

'0' = Bit is cleared

1' = Bit is set

	REGISTER 13-4:	IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER ⁽¹⁾
--	----------------	--

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets				esets			
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7-4	IOCBP<7:4>:	nterrupt-on-Chan	ge PORTB Po	sitive Edge Enab	le bits		

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
 - 0 = Interrupt-on-Change disabled for the associated pin.

bit 3-0	Unimplemented: Read as '0'

Note 1: PORTB functions available on PIC16(L)F1578/9 devices only.

REGISTER 13-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 **IOCBN<7:4>**: Interrupt-on-Change PORTB Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.

- 0 = Interrupt-on-Change disabled for the associated pin.
- bit 3-0 Unimplemented: Read as '0'

Note 1: PORTB functions available on PIC16(L)F1578/9 devices only.

REGISTER 13-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER⁽¹⁾

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	U-0	U-0	U-0	U-0
IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-4	IOCE	IOCBF<7:4>: Interrupt-on-Change PORTB Flag bits					
	1 =	An enabled change was detected on the associated pin.					
	3	Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was					
	(detected on RBx.					
	0 =	No change was detected, or the user cleared the detected change.					

bit 3-0 Unimplemented: Read as '0'

Note 1: PORTB functions available on PIC16(L)F1578/9 devices only.

16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.





REGISTER 16-4:	ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0	
----------------	--	--

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unchanged x = Bit is unknown		wn	-n/n = Value a	at POR and BC	R/Value at all	other Resets	
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 16-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result bit 5-0 Reserved: Do not use.

20.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

20.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

20.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 20-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

20.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/ DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/ DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 20-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 20-6 for timing details.

20.5.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

20.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

20.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

20.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- · TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.





FIGURE 20-3: TIMER1 GATE ENABLE MODE







The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 22-1, Register 22-2 and Register 22-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

22.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

22.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN	204
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE		_	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF		—	TMR2IF	TMR1IF	90
RCREG	EUSART Receive Data Register								197*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	203*
SPBRGL	BRG<7:0>							205*	
SPBRGH	BRG<15:8>							205*	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	202

TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception.

* Page provides register information.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7		_	_				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	SPEN: Serial	Port Enable bi	t				
	1 = Serial po	rt enabled (con	figures RX/D ⁻	T and TX/CK p	oins as serial por	t pins)	
	0 = Serial po	rt disabled (hel	d in Reset)				
bit 6	RX9: 9-bit Re	ceive Enable b	it				
	1 = Selects 9	-bit reception					
bit 5			la hit				
DIL 5	Asynchronous	e mode.					
	Don't care	<u>s mode</u> .					
	Synchronous	mode – Maste	<u>r</u> :				
	1 = Enables	single receive					
	0 = Disables	single receive					
	This bit is clea	ared after recep	otion is compl	ete.			
	Don't care						
bit 4	CREN: Contir	nuous Receive	Enable bit				
	Asynchronous	s mode:					
	1 = Enables	receiver					
	0 = Disables	receiver					
	Synchronous	<u>mode</u> :					
	1 = Enables 0 = Disables	continuous rec	eive until enal eive	ole bit CREN is	s cleared (CREN	l overrides SRE	=N)
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous	<u>s mode 9-bit (R</u>	X9 = 1):				
	1 = Enables	address detect	ion, enable in	terrupt and loa	d the receive bu	ffer when RSR	<8> is set
	0 = Disables	address detect	tion, all bytes $x_0 = 0$	are received a	ind ninth bit can	be used as par	rity bit
	Don't care		<u> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>				
hit 2	FERR: Frami	na Error bit					
Dit 2	1 = Framing	error (can be u	pdated by rea	ading RCRFG	register and rece	eive next valid l	bvte)
	0 = No framin	ng error	p	ge e			
bit 1	OERR: Overr	un Error bit					
	1 = Overrun	error (can be c	eared by clea	aring bit CREN)		
	0 = No overr	un error	_				
bit 0	RX9D: Ninth	bit of Received	Data			<i>c</i>	
	This can be a	ddress/data bit	or a parity bit	t and must be	calculated by us	er firmware.	

REGISTER 22-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

FIGURE 23-12: OFFSET MATCH ON INCREMENTING TIMER TIMING DIAGRAM



PIC16(L)F1574/5/8/9

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	—	OFIE	PHIE	DCIE	PRIE
bit 7							bit 0
							
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read a	is '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR	Value at all othe	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-4	Unimplement	ed: Read as '0'					
bit 3	OFIE: Offset I	nterrupt Enable	bit				
	1 = Interrupt (CPU on Offset N	latch				
	0 = Do not interview of the second	errupt CPU on C	Offset Match				
bit 2	PHIE: Phase	Interrupt Enable	e bit				
	1 = Interrupt CPU on Phase Match						
hit 1							
DILI	bit 1 DCIE: Duty Cycle Interrupt Enable bit						
	0 = Do not interrupt CPU on Duty Cycle Match						
bit 0	bit 0 PRIE: Period Interrupt Enable bit						
	1 = Interrupt C	CPU on Period I	Match				
	0 = Do not inte	errupt CPU on F	Period Match				

REGISTER 23-2: PWMxINTE: PWM INTERRUPT ENABLE REGISTER

REGISTER 23-3: PWMxINTF: PWM INTERRUPT REQUEST REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	_	_	—	OFIF	PHIF	DCIF	PRIF
bit 7							bit 0

Legend:		
HC = Bit is cleared by hardwa	re	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	OFIF: Offset Interrupt Flag bit ⁽¹⁾
	 1 = Offset Match Event occurred 0 = Offset Match Event did not occur
bit 2	PHIF: Phase Interrupt Flag bit ⁽¹⁾
	1 = Phase Match Event occurred0 = Phase Match Event did not occur
bit 1	DCIF: Duty Cycle Interrupt Flag bit ⁽¹⁾
	1 = Duty Cycle Match Event occurred
	0 = Duty Cycle Match Event did not occur
bit 0	PRIF: Period Interrupt Flag bit ⁽¹⁾
	1 = Period Match Event occurred
	0 = Period Match Event did not occur
Note 1	Bit is forced clear by bardware while module is disabled (EN = 0

Bit is forced clear by hardware while module is disabled (EN = 0).

FIGURE 24-1: SIMPLIFIED CWG BLOCK DIAGRAM



PIC16(L)F1574/5/8/9



FIGURE 24-2: TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)

24.5 Dead-Band Control

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 24-4 and Register 24-5, respectively).

24.6 Rising Edge Dead Band

The rising edge dead-band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

24.7 Falling Edge Dead Band

The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 24-3 and Figure 24-4 for examples.

Package Marking Information (Continued)



20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-094C Sheet 1 of 2