



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | LINbus, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 18 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x10b; D/A 1x5b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 20-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1579-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1 Register and Bit Naming Conventions

1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance, and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

1.1.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- Long name: Peripheral abbreviation + short name

1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore plus the name of the register in which the bit resides to avoid naming contentions.

1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CONObits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name MD2 and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

MOVLW ~(1<<G1MD1) ANDWF COG1CON0,F MOVLW 1<<G1MD2 | 1<<G1MD0 IORWF COG1CON0,F

Example 2:

| BSF | COG1CON0,G1MD2 |
|-----|----------------|
| BCF | COG1CON0,G1MD1 |
| BSF | COG1CON0,G1MD0 |

1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

1.1.3.1 Status, Interrupt, and Mirror Bits

Status, interrupt enables, interrupt flags, and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP

3.3.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-14 can be addressed from any Bank.

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|-----------------|-----------|--|------------------------------|---------------|--------------|--------------|---------------|--------|-------|----------------------|------------------------------|
| Bank | Bank 0-31 | | | | | | | | | | |
| x00h or x80h | INDF0 | DF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register) | | | | | | | | | uuuu uuuu |
| x01h or x81h | INDF1 | Addressing (not a phys | this location ical register) | n uses conte | nts of FSR1H | /FSR1L to ad | ddress data i | memory | | xxxx xxxx | uuuu uuuu |
| x02h or x82h | PCL | Program C | ounter (PC) | Least Signifi | cant Byte | | | | | 0000 0000 | 0000 0000 |
| x03h or x83h | STATUS | — | _ | _ | TO | PD | Z | DC | С | 1 1000 | q quuu |
| x04h or x84h | FSR0L | Indirect Data Memory Address 0 Low Pointer | | | | | | | | 0000 0000 | uuuu uuuu |
| x05h or x85h | FSR0H | Indirect Data Memory Address 0 High Pointer | | | | | | | | 0000 0000 | 0000 0000 |
| x06h or x86h | FSR1L | Indirect Da | ta Memory A | ddress 1 Lo | w Pointer | | | | | 0000 0000 | uuuu uuuu |
| x07h or x87h | FSR1H | Indirect Da | ta Memory A | ddress 1 Hig | gh Pointer | | | | | 0000 0000 | 0000 0000 |
| x08h or x88h | BSR | — | _ | _ | | | BSR<4:0> | | | 0 0000 | 0 0000 |
| x09h or x89h | WREG | 3 Working Register | | | | | | | | 0000 0000 | uuuu uuuu |
| x0Ahor x8Ah | PCLATH | Write Buffer for the upper 7 bits of the Program Counter | | | | | | | | -000 0000 | -000 0000 |
| x0Bhor x8Bh | INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 0000 0000 | 0000 0000 |

TABLE 3-14: CORE FUNCTION REGISTERS SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP



7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

| R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | |
|---|--|------------------------------|-----------------|--------------|------------------|------------------|-------------|--|
| TMR1GIF | ADIF | RCIF | TXIF | — | — | TMR2IF | TMR1IF | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimple | mented bit, read | as '0' | | |
| u = Bit is un | changed | x = Bit is unkr | nown | -n/n = Value | at POR and BO | R/Value at all c | ther Resets | |
| '1' = Bit is se | et | '0' = Bit is cle | ared | | | | | |
| bit 7 | TMR1GIF: Ti | mer1 Gate Inte | rrupt Flag bit | | | | | |
| | 1 = Interrupt i 0 = Interrupt i | is pending is not pending | | | | | | |
| bit 6 | ADIF: ADC Ir | nterrupt Flag bi | t | | | | | |
| | 1 = Interrupt i | is pending | | | | | | |
| bit 5 | BCIF: USAR | T Receive Inter | runt Flag hit | | | | | |
| Sit 0 | 1 = Interrupt i | is pendina | aptriag bit | | | | | |
| | 0 = Interrupt | is not pending | | | | | | |
| bit 4 | TXIF: USART | Transmit Inter | rupt Flag bit | | | | | |
| | 1 = Interrupt i 0 = Interrupt i | is pending is not pending | | | | | | |
| bit 3-2 | Unimplemen | ted: Read as ' | 0' | | | | | |
| bit 1 | TMR2IF: Tim | er2 to PR2 Inte | errupt Flag bit | | | | | |
| | 1 = Interrupt i 0 = Interrupt i | is pending is not pending | | | | | | |
| bit 0 | TMR1IF: Timer1 Overflow Interrupt Flag bit | | | | | | | |
| | 1 = Interrupt is pending | | | | | | | |
| | 0 = Interrupt | is not pending | | | | | | |
| | | | | | | | | |
| Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global | | | | | | | | |
| l l | Interrupt Enable bit, GIE of the INTCON | | | | | | | |

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

| Note: | Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON |
|-------|--|
| | register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. The USART RCIF and TXIE bits are read only. |
| | and this are redu-unly. |



FIGURE 10-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI : PROG_ADDR_LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
            PROG_ADDR_LO
   MOVLW
                             ;
   MOVWF
            PMADRL
                             ; Store LSB of address
            PROG_ADDR_HI
   MOVLW
                              ;
   MOVWF
            PMADRH
                              ; Store MSB of address
   BCF
            PMCON1,CFGS
                             ; Do not select Configuration Space
   BSF
            PMCON1,RD
                              ; Initiate read
   NOP
                              ; Ignored (Figure 10-2)
   NOP
                              ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                              ; Get LSB of word
   MOVWF
            PROG_DATA_LO
                             ; Store in user location
                             ; Get MSB of word
            PMDATH,W
   MOVF
   MOVWF
            PROG_DATA_HI
                             ; Store in user location
```

PIC16(L)F1574/5/8/9

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- · TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)
- INLVLx (input level control)
- ODCONx registers (open-drain)
- · SLRCONx registers (slew rate

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- · WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1: PORT AVAILABILITY PER DEVICE

| Device | PORTA | РОКТВ | PORTC |
|---------------|-------|-------|-------|
| PIC16(L)F1574 | • | | ٠ |
| PIC16(L)F1575 | ٠ | | • |
| PIC16(L)F1578 | • | ٠ | ٠ |
| PIC16(L)F1579 | • | • | • |

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1:

GENERIC I/O PORT OPERATION



11.1.7 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0 "Peripheral Pin Select (PPS) Module"** for more information. Analog input functions, such as ADC inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELA register. Digital output functions may continue to control the pin when it is in Analog mode.

REGISTER 12-3: PPSLOCK: PPS LOCK REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | |
|------------------|---------------------------------------|-------------------|------|---|-----|-----|-----------|--|
| — | | — | | — | — | _ | PPSLOCKED | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unch | = Bit is unchanged x = Bit is unknown | | iown | -n/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | |
| | | | | | | | | |

bit 7-1 Unimplemented: Read as '0'

bit 0 PPSLOCKED: PPS Locked bit

1 = PPS is locked. PPS selections can not be changed.

0 = PPS is not locked. PPS selections can be changed.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page |
|--------|-------|--------|-------|-------|-------------|-------|-------|--------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | CDAFVR<1:0> | | ADFV | R<1:0> | 118 |

| TABLE 15-2: | SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR |
|-------------|--|
|-------------|--|

Legend: Shaded cells are unused by the temperature indicator module.

16.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-5. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of $10k\Omega 5.0V VDD$ TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient<math>= TAMP + TC + TCOFF $= 2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$ The value for TC can be approximated with the following equations: $VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = VCHOLD$;[1] VCHOLD charged to within 1/2 lsb $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD$;[2] VCHOLD charge response to VAPPLIED $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VCHOLD$;[2] VCHOLD charge response to VAPPLIED $VAPPLIED\left(1 - e^{\frac{-TC}{RC}}\right) = VAPPLIED\left(1 - \frac{1}{(2^{n+1}) - 1}\right)$; combining [1] and [2] Note: Where n = number of bits of the ADC. Solving for TC: $TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$

$$= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$

= 1.715µs

Therefore:

$$TACQ = 2\mu s + 1.715\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.96\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

19.2 Register Definitions: Option Register

REGISTER 19-1: OPTION_REG: OPTION REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | |
|--|--|---|---|----------------------------|------------------|------------------|--------------|--|
| WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writab | le bit | U = Unimple | mented bit, read | d as '0' | | |
| u = Bit is uncha | anged | x = Bit is u | nknown | -n/n = Value | at POR and BC | R/Value at all c | other Resets | |
| '1' = Bit is set | | '0' = Bit is o | leared | | | | | |
| bit 7 WPUEN: Weak Pull-Up Enable bit 1 = All weak pull-ups are disabled (except MCLR, if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values | | | | | | | | |
| bit 6 | INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin | | | | | | | |
| bit 5 | TMR0CS: Tin 1 = Transition 0 = Internal in | mer0 Clock S n on T0CKI p nstruction cy | ource Select bit in cle clock (Fosc/ | t 4) | | | | |
| bit 4 | TMR0SE: Tir 1 = Incremer 0 = Incremer | mer0 Source ht on high-to- ht on low-to-h | Edge Select bit ow transition or igh transition or | n T0CKI pin n T0CKI pin | | | | |
| bit 3 | PSA: Prescale 1 = Prescale 0 = Prescale | ller Assignme r is not assig r is assigned | ent bit ned to the Timer to the Timer0 m | r0 module nodule | | | | |
| bit 2-0 | PS<2:0>: Pre | escaler Rate | Select bits | | | | | |
| | Bit | Value Time | r0 Rate | | | | | |
| | | 000 1 001 1 010 1 011 1 100 1 101 1 101 1 110 1 111 1 | : 2 : 4 : 8 : 16 : 32 : 64 : 128 : 256 | | | | | |
| TABLE 19-1: | SUMMAR | Y OF REGI | STERS ASSO | | H TIMER0 | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------|---|--------|---------|--------|-------|--------|--------|--------|---------------------|
| ADCON2 | | TRIGS | EL<3:0> | | — | — | _ | — | 160 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 86 |
| OPTION_REG | WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | 178 | | |
| TMR0 | Holding Register for the 8-bit Timer0 Count | | | | | | | | 176* |
| TRISA | _ | _ | TRISA5 | TRISA4 | _(1) | TRISA2 | TRISA1 | TRISA0 | 120 |

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

20.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

20.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

20.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

20.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register. When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

| T1CLK | T1GPOL | T1G | Timer1 Operation |
|------------|--------|-----|------------------|
| 1 | 0 | 0 | Counts |
| \uparrow | 0 | 1 | Holds Count |
| \uparrow | 1 | 0 | Holds Count |
| 1 | 1 | 1 | Counts |

20.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 20-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 20-4: TIMER1 GATE SOURCES

| T1GSS | Timer1 Gate Source | | | | | |
|-------|---|--|--|--|--|--|
| 00 | Timer1 Gate pin (T1G) | | | | | |
| 01 | Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h) | | | | | |
| 10 | Comparator 1 Output (C1OUT_sync) ⁽¹⁾ | | | | | |
| 11 | Comparator 2 Output (C2OUT_sync) ⁽¹⁾ | | | | | |

Note 1: Optionally synchronized comparator output.

21.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match with PR2

See Figure 21-1 for a block diagram of Timer2.





FIGURE 21-2: TIMER2 TIMING DIAGRAM





PIC16(L)F1574/5/8/9

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | | | |
|----------------------|---|----------------------|--------------------|---|-------------------|-----------------|----------------|--|--|--|
| _ | OFM<1:0> | | 0F0 ⁽¹⁾ | _ | _ | OFS | <1:0> | | | |
| bit 7 | | | | | | • | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readable bit | | W = Writable bit | | U = Unimplemented bit, read as '0' | | | | | | |
| u = Bit is unchanged | | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |
| '1' = Bit is set | | '0' = Bit is cleared | | | | | | | | |
| | | | | | | | | | | |
| bit 7 | Unimplemented: Read as '0' | | | | | | | | | |
| bit 6-5 | OFM<1:0>: C | offset Mode Sel | ect bits | | | | | | | |
| | 11 = Continuo | ous Slave Run | mode with Imn | nediate Reset | and synchroniz | zed start, wher | n the selected | | | |
| | | rigger occurs. | odo with synchr | onized start w | han the coloct | od Offect Triag | | | | |
| | 01 = Independ | dent Slave Run III | n mode with synchr | chronized start | t when the select | ected Offset Tr | iaaer occurs | | | |
| | 00 = Indepen | dent Run mode | 9 | | , | | 00 | | | |
| bit 4 | OFO: Offset N | Match Output C | Control bit | | | | | | | |
| | <u>If MODE<1:0> = 11 (PWM Center-Aligned mode)</u> : 1 = OFx_match occurs on counter match when counter decrementing, (second match) | | | | | | | | | |
| | | | | | | | | | | |
| | $0 = OFx_match occurs on counter match when counter incrementing, (first match)$ | | | | | | | | | |
| | bit is ignored | <u> </u> | | <u>14657</u> . | | | | | | |
| bit 3-2 | Unimplemented: Read as '0' | | | | | | | | | |
| bit 1-0 | OFS<1:0>: Offset Trigger Source Select bits | | | | | | | | | |
| | 11 = OF4_ma | atch ⁽¹⁾ | | | | | | | | |
| | 10 = OF3_m | atch ⁽¹⁾ | | | | | | | | |
| | $01 = OF2_match(')$ | | | | | | | | | |
| | | | | | | | | | | |

REGISTER 23-6: PWMxOFCON: PWM OFFSET TRIGGER SOURCE SELECT REGISTER

Note 1: The OF_match corresponding to the PWM used becomes reserved.

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | |
|------------|-----------------------|-------------------------|-------------------------|--------|-----------|-----------|-----------|-----------|---------------------|--|
| OSCCON | SPLLEN | EN IRCF<3:0> — SCS<1:0> | | | | | | <1:0> | 69 | |
| PIE3 | PWM4IE | PWM3IE | PWM2IE | PWM1IE | — | — | — | _ | 89 | |
| PIR3 | PWM4IF | PWM3IF | PWM2IF | PWM1IF | — | — | — | — | 92 | |
| PWMEN | _ | _ | — | _ | PWM4EN_A | PWM3EN_A | PWM2EN_A | PWM1EN_A | 243 | |
| PWMLD | _ | _ | — | _ | PWM4LDA_A | PWM3LDA_A | PWM2LDA_A | PWM1LDA_A | 243 | |
| PWMOUT | _ | _ | — | _ | PWM4OUT_A | PWM3OUT_A | PWM2OUT_A | PWM1OUT_A | 243 | |
| PWM1PHL | | PH<7:0> | | | | | | | | |
| PWM1PHH | PH<15:8> | | | | | | | | | |
| PWM1DCL | DC<7:0> | | | | | | | | | |
| PWM1DCH | DC<15:8> | | | | | | | | | |
| PWM1PRL | PR<7:0> | | | | | | | | | |
| PWM1PRH | PR<15.8> | | | | | | | | 240 | |
| PWM10FL | OF<7:0> | | | | | | | | 241 | |
| PWM10FH | OF<15:8> | | | | | | | | 241 | |
| PWM1TMRL | TMR<7:0> | | | | | | | | 242 | |
| PWM1TMRH | | | | TM | IR<15:8> | | | | 242 | |
| PWM1CON | EN | _ | OUT | POL | MODE | =<1:0> | — | — | 233 | |
| PWM1INTE | _ | _ | _ | _ | OFIE | PHIE | DCIE | PRIE | 234 | |
| PWM1INTF | _ | _ | _ | _ | OFIF | PHIF | DCIF | PRIF | 234 | |
| PWM1CLKCON | _ | | PS<2:0> | | _ | _ | CS< | :1:0> | 235 | |
| PWM1LDCON | LDA | LDT | _ | _ | _ | _ | LDS | 236 | | |
| PWM10FCON | _ | OFM | <1:0> | OFO | _ | _ | OFS | 237 | | |
| PWM2PHL | PH<7:0> | | | | | | | | 238 | |
| PWM2PHH | PH<15:8> | | | | | | | | | |
| PWM2DCL | DC<7:0> | | | | | | | | | |
| PWM2DCH | DC<15:8> | | | | | | | | | |
| PWM2PRL | PR<7:0> | | | | | | | | | |
| PWM2PRH | PR<15:8> | | | | | | | | | |
| PWM2OFL | OF<7.0> | | | | | | | | | |
| PWM2OFH | OF<15:8> | | | | | | | | | |
| PWM2TMRL | | | | TN | /IR<7:0> | | | | 242 | |
| PWM2TMRH | TMR<15:8> | | | | | | | | | |
| PWM2CON | EN | OUT POL MODE<1:0> | | | | 233 | | | | |
| PWM2INTE | _ | | _ | _ | OFIE | PHIE | DCIE | PRIE | 234 | |
| PWM2INTF | _ | | _ | _ | OFIF | PHIF | DCIF | PRIF | 234 | |
| PWM2CLKCON | _ | | PS<2:0> | | _ | | CS<1:0> | | 235 | |
| PWM2LDCON | LDA | LDT | _ | _ | | | LDS<1:0> | | 236 | |
| PWM2OFCON | _ | OFM | <1:0> | OFO | | | OFS<1:0> | | 237 | |
| PWM3PHL | PH<7:0> | | | | | | | | 238 | |
| PWM3PHH | PH<15:8> | | | | | | | | | |
| PWM3DCL | DC<7/0> | | | | | | | | 239 | |
| PWM3DCH | DC<15:8> | | | | | | | | 239 | |
| PWM3PRL | PR<710> | | | | | | | | 240 | |
| PWM3PRH | | | | P | R<15:8> | | | | 240 | |
| PWM3OFL | OF<7'0> | | | | | | | | 241 | |
| PWM30FH | OF<15:8> | | | | | | | | 241 | |
| PWM3TMRI | TMR<7 [.] 0> | | | | | | | | 242 | |
| PWM3TMRH | TMR<15:8> | | | | | | | | 242 | |
| PWM3CON | EN | | — OUT POL MODE<1:0> — — | | | | 233 | | | |
| PWM3INTF | | _ | _ | _ | OFIF | PHIF | DCIF | PRIF | 234 | |
| PWM3INTF | _ | | _ | _ | OFIE | PHIF | DCIE | PRIF | 234 | |
| | | | | | | | 201 | | | |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PWM.



FIGURE 28-43: HFINTOSC Accuracy Over Temperature, VDD = 1.8V, LF Devices Only.



FIGURE 28-44: HFINTOSC Accuracy Over Temperature, $2.3V \le VDD \le 5.5V$.



FIGURE 28-45: Brown-Out Reset Voltage, BORV = 1, PIC16LF1574/5/8/9 Only.



FIGURE 28-46: Brown-Out Reset Hysteresis, BORV = 1, PIC16LF1574/5/8/9 Only.



FIGURE 28-47: Brown-Out Reset Voltage, BORV = 1, PIC16F1574/5/8/9 Only.



FIGURE 28-48: Brown-Out Reset Hysteresis, BORV = 1, PIC16F1574/5/8/9 Only.



FIGURE 28-73: Temperature Indicator Slope Normalized TO 20°C, High Range, VDD = 3.6V, LF Devices Only.

20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]





Microchip Technology Drawing C04-255A Sheet 1 of 2