E. Renesas Electronics America Inc - UPD70F3821GB-GAH-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, CSI, EBI/EMI, I ² C, UART/USART, USB
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	45
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.85V ~ 3.6V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3821gb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O A/D converter:	10-bit resolution: 5/6/10 channels
O D/A converter ^{Note3} :	8-bit resolution: 1 channel
O DMA controller:	4 channels
O DCU (debug control unit):	JTAG interface
O Clock generator:	Main clock or subclock operation:
	7-level CPU clock (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
	Clock-through mode/PLL mode selectable
O Internal oscillation clock:	220 kHz (TYP.)
O Power-save functions:	HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode
O Package:	40-pin plastic WQFN (6 \times 6 mm) (V850ES/JC3-H)
	48-pin plastic LQFP (fine pitch) (7 \times 7 mm) (V850ES/JC3-H)
	48-pin plastic WQFN (7 \times 7 mm) (V850ES/JC3-H)
	64-pin plastic LQFP (fine pitch) (10 \times 10 mm) (V850ES/JE3-H)

- **Notes1.** In the μ PD70F3819 and 70F3825, one channel is shared with CAN.
 - **2.** *μ* PD70F3819, 70F3825 only
 - **3.** V850ES/JC3-H (48 pin), V850ES/JE3-H only



6.3.1 Pin configuration

The timer inputs and outputs that configure TAAn are shared with the following ports. The port functions must be set when using each pin (see **Table 4-17 When Using Port Pins as Alternate-Function Pins**).

Channel	Port	Timer AA Input	Timer AA Output	Other Alternate Function
TAA0	P32	TIAA00 ^{Note 1}	TOAA00	ASCK0/SCKF4
	P33 ^{Note 2}	TIAA01	TOAA01	RTCDIV/RTCCL
TAA1	P34	TIAA10 ^{Note 1}	TOAA10	TOAA1OFF Note 2/INTP09
	P35 Note 2	TIAA11	TOAA11	RTC1HZ
TAA2	P97	TIAA20 ^{Note 1}	TOAA20	SIF1
	P96	TIAA21	TOAA21	INTP11
TAA4	-	-	-	-
	-	-	_	-

Table 6-2 Pin Configuration

Notes 1. The TAAm0 pin functions alternately as a capture trigger input function, external event input function, and external trigger input function.

- 2. The V850ES/JE3-H only
- Cautions1. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TAAnCTL1.TAAnEEE bit to 0).
 - 2. To use the external event count mode, specify that the valid edge of the TIAAn0 pin capture trigger input is not detected (by setting the TAAnCTL1.TAAnEEE bit to 1).
- Remarks1. TAA4 has no timer input pin and output pin functions. When TAA4 is used solely, therefore, only the interval timer function can be used. The 6-phase PWM output function is available by using TAA4 in combination with TAB1.
 - **2.** n = 0 to 2, 4 m = 0 to 2



(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TAAnCCR1 register to 0000H. If the set value of the TAAnCCR0 register is FFFFH, the INTTAAnCC1 signal is generated periodically.

Count clock		$\frac{1}{\sqrt{P_{00}} - 1} \frac{1}{P_{00}} \frac{1}{\sqrt{O000}} \frac{1}{O0$	$\frac{1}{\sqrt{D_{00}} - 1} \frac{1}{D_{00}} \frac{1}{\sqrt{D_{000}}} \frac{1}{\sqrt{D_{000}}}$
TAAnCE bit			
TAAnCCR0 register	Doo)))	D00
TAAnCCR1 register	0000H	0000Н	0000Н
INTTAAnCC0 signal		, <u>,</u>	,
INTTAAnCC1 signal		,ſ	,
TOAAn1 pin output		, } {	<u>}</u> -
Remark n =	0 to 2		

To output a 100% waveform, set a value of (set value of TAAnCCR0 register + 1) to the TAAnCCR1 register. If the set value of the TAAnCCR0 register is FFFFH, 100% output cannot be produced.

Count clock					
TAAnCE bit			<u>\</u>		<u></u>
TAAnCCR0 register		s ;	Doo 5	(<u>)</u> Doo	
TAAnCCR1 register		s ,	Doo + 1) Doo + 1	
INTTAAnCC0 signal		, <u>,</u>		<u>,</u>	
INTTAAnCC1 signal		<u>}</u>		<u>۶</u>	
TOAAn1 pin output)))	7	
Remark n =	0 to 2				



-	TAB1OL3	TAB1OE3	TAB1OL2	TAB1OE2	2 TAB1OL1	TAB1OE1	TAB1OL0	TAB1OE	0
FAB1IOC0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
									0: Disable TOABn0 pin output 1: Enable TOABn0 pin output
									Setting of output level with operation of TOABn0 pin disabled 0: Low level 1: High level
									0: Disable TOABn1 pin output 1: Enable TOABn1 pin output
									Setting of output level with operation of TOABn1 pin disabled 0: Low level 1: High level
									0: Disable TOABn2 pin output 1: Enable TOABn2 pin output
									Setting of output level with operation of TOABn2 pin disable 0: Low level 1: High level
									0: Disable TOABn3 pin output 1: Enable TOABn3 pin output
									Setting of output level with operation of TOABn3 pin disabled 0: Low level 1: High level
(d) TA By (e) TA If ti	B1 cour reading B1 capt ne TAB1	tter read the TAB1 ure/comp CCR0 reg	buffer re CNT regi bare regi gister is s	egister (T ster, the ster 0 (T et to D₀,	TAB1CNT count val AB1CCR the interv) ue of the 0) al is as fo	16-bit cou	unter car	n be read.
Inte	erval = (I	Do + 1) ×	Count clo	ock cycle					
(f) TA Us	B1 capt e ually, the value of e compa	e TAB1C0 f the TAB re match	Dare regi CR1 to T/ 1CCR1 to interrupt	sters 1 t AB1CCR o TAB1C request ter matcl	o 3 (TAB 3 register CR3 regi signals (II hes the va	1CCR1 to rs are no sters is tr NTTAB1C alue of the	TAB1CO t used in ansferred CR1 to II e CCR1 to	CR3) the inter I to the C NTTAB10 o CCR3	val timer mode. However, th CCR1 to CCR3 buffer register CCR3) are generated when th buffer registers.

Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)



8.3.1 Pin configuration

The timer inputs and outputs that configure TMT0 are shared with the following ports. The port functions must be set when using each pin (see **Table 4-17 Using Port Pin as Alternate-Function Pin**).

Port	Timer Ir	nput Pin	Timer Output	Other Alternate Function
P92	TIT01 (capture trigger input 1)	TENC01 (encoder input)	TOT01	-
P93	TIT00 (capture trigger input 0)	TECR0 (encoder clear input)	TOT00	-
P94	EVTT0/TENC00 ^{Note}	-	_	-

Table 8-2. Pin Configuration

Note The external event count input (EVTT0), encoder input (TENC00), and external trigger input are shared in a state that cannot be controlled by using the port functions. To use each function, set them by using the TT0IOC2 and TT0IOC3 registers after setting their corresponding ports.



(a) Function as compare register

The TT0CCR0 register can be rewritten even when the TT0CTL0.TT0CE bit = 1.

The set value of the TT0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTT0CC0) is generated. If TOT00 pin output is enabled at this time, the output of the TOT00 pin is inverted.

When the TT0CCR0 register is used as a cycle register in the interval timer mode, or when the TT0CCR0 register is used as a cycle register in the external event count mode, external trigger pulse output mode, oneshot pulse output mode, PWM output mode, triangular-wave PWM output mode, or encoder compare mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

The compare register is not cleared by setting the TT0CTL0.TT0CE bit to 0.

(b) Function as capture register

In the free-running timer mode (when the TT0CCR0 register is used as a capture register), the count value of the 16-bit counter is stored in the TT0CCR0 register if the valid edge of the capture trigger input pin (TIT00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TT0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIT00 pin) is detected.

Even if the capture operation and reading the TT0CCR0 register conflict, the correct value of the TT0CCR0 register can be read.

The capture register is cleared by setting the TT0CTL0.TT0CE bit to 0.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	TT0CCR0 Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write ^{Note}
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write ^{Note}
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	None
Triangular-wave WPM output	Compare register	Batch write ^{Note}
Encoder compare	Compare register	Anytime write

Table 8-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

Note Writing to the TT0CCR1 register is the trigger.

Remark For anytime write and batch write, see 8.6 (2) Anytime write and batch write.



Figure 8-9. Register Setting for Interval Timer Mode Operation (2/2)

(d)	ΤΜΤΟ cou By reading	Inter read buffer register (TT0CNT) g the TT0CNT register, the count value of the 16-bit counter can be read.
(e)	TMT0 cap	ture/compare register 0 (TT0CCR0)
	Interval =	$(D_0 + 1) \times Count clock cycle$
(f)	TMT0 cap	oture/compare register 1 (TT0CCR1)
	The TTOC	CR1 register is not used in the interval timer mode. However, the set value of the ITOCCR1
	the value	of the CCR1 buffer register, the TOT01 pin output is inverted and a compare match interrupt
	request si	anal (INTTTOCC1) is generated.
	By setting	this register to the same value as the value set in the TT0CCR0 register, a square wave with a
	duty factor	r of 50% can be output from the TOT01 pin.
	When the register by	TT0CCR1 register is not used, it is recommended to set its value to FFFFH. Also mask the the interrupt mask flag (TT0CCIC1.TT0CCMK1).
	Remark	TMT0 control register 2 (TT0CTL2), TMT0 I/O control register 1 (TT0IOC1), TMT0 I/O control register 2 (TT0IOC2), TMT0 I/O control register 3 (TT0IOC3), TMT0 option register 0 (TT0OPT0), TMT0 option register 1 (TT0OPT1), and TMT0 counter write register (TT0TCW) are not used in the interval timer mode.





Figure 8-36. Register Setting in Free-Running Timer Mode (2/2)



(b) Rewriting TAB1CCR0 register

When rewriting the TAB1CCR0 register in the intermittent batch mode, the output waveform differs depending on where the occurrence of the crest or valley interrupt is specified by the interrupt culling setting. The following figure illustrates the change of the output waveform when interrupts are culled.



Figure 10-32. Rewriting TAB1CCR0 Register (When Crest Interrupt Is Set)



(3) Real-time counter control register 2 (RC1CC2)

The RC1CC2 register is an 8-bit register that controls the alarm interrupt function and waiting of counters. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After re	eset: 00H	R/W	Addres	s: FFFFFA	DFH							
	7	6	5	4	3	2	1	0				
RC1CC2	WALE	0	0	0	0	0	RWST	RWAIT				
	WALE	Deservet	Alarn	n interrupt (INTRTC1)	operation	control					
	1	Generates	generate il		match	atcn.						
		Generated	sinterrupt		matori.							
	RWST	ST Real-time counter wait state										
	0	Counter o	perating									
	1	Counting (Reading	up of seco and writing	nd to year of counter	counters sto values ena	opped abled)						
	This is a Read or	This is a status flag indicating whether the RWAIT bit setting is valid. Read or write counter values after confirming that the RWST bit is 1.										
	RWAIT	RWAIT Real-time counter wait control										
	0	Sets coun	iter operati	on.								
	1	1 Stops count operation of second to year counters. (Counter value read/write mode)										
(Counter value read/write mode) This bit controls the operation of the counters. Be sure to write 1 to this bit when reading or writ If the RC1SUBC register overflows while the RW information is retained internally and the RC1SE clocks or less (2 × 32.768 kHz) after 0 is written However, if the second counter value is rewritten retained overflow information is discarded.						counter va bit is 1, th gister is c e RWAIT ile the RV	alues. ne overflow ounted up a bit. /AIT bit is 1	ifter two , the				
Cautions 1. See rewri 2. Conf 3. The I	11.4.5 Ch ting the V irm that t RWST bit	anging IN VALE bit he RWST does not	ITRTC1 i while the bit is set become	nterrupt s real-time t to 1 whe 0 while o	setting du counter n reading each cour	uring rea operate g or writ nter is b	al-time co s (RC1PW ing each c eing writt	unter operation /R bit = 1). counter value. en, even if the				



17.2 Features

- O Transfer rate: 12 Mbps max. (fxx = 48 MHz, using internal clock, CSIF3)
 - 8 Mbps (fxx = 48 MHz, using internal clock, CSIF0, CSIF2, CSIF4)
- O Master mode and slave mode selectable
- ${\rm O}~$ 8-bit to 16-bit transfer, 3-wire serial interface
- O Interrupt request signals (INTCFnT, INTCFnR) \times 2
- O Serial clock and data phase switchable
- O Transfer data length selectable in 1-bit units between 8 and 16 bits
- O Transfer data MSB-first/LSB-first switchable
- O 3-wire transfer SOFn: Serial data output

SIFn: Serial data input

SCKFn: Serial clock I/O

O Transmission mode, reception mode, and transmission/reception mode specifiable

Remark n = 0, 2 to 4



(9) Slave address registers 0, 1 (SVA0, SVA1)

The SVAn registers hold the I2C bus's slave address.

These registers can be read or written in 8-bit units, but bit 0 should be fixed to 0. However, rewriting these registers is prohibited when the IICSn.STDn bit = 1 (start condition detection). Reset sets these registers to 00H.

After reset: 00F	I R/	W	Address:	SVA0 FFFF	FD83H, SVA	1 FFFFFD9	3H, SVA2 FF	FFFDA3H
	7	6	5	4	3	2	1	0
SVAn								0







- **Remarks 1.** For the transmission and reception formats, comply with the specifications of the communicating product.
 - 2. When using the V850ES/JC3-H or V850ES/JE3-H as the master in a multimaster system, read the IICSn.MSTSn bit for each INTIICn interrupt occurrence to confirm the arbitration result.
 - **3.** When using the V850ES/JC3-H or V850ES/JE3-H as the slave in a multimaster system, confirm the status using the IICSn and IICFn registers for each INTIICn interrupt occurrence to determine the next processing.



(4) Error state

(a) Types of error states

The following three types of error states are defined by the CAN specification.

- Error active
- Error passive
- Bus-off

These types of error states are classified by the values of the C0ERC.TEC7 to C0ERC.TEC0 bits (transmission error counter bits) and the C0ERC.REC6 to C0ERC.REC0 bits (reception error counter bits) as shown in Table 19-13.

The present error state is indicated by the COINFO register.

When each error counter value becomes equal to or greater than the error warning level (96), the COINFO.TECS0 or COINFO.RECS0 bit is set to 1. In this case, the bus state must be tested because it is considered that the bus has a serious fault. An error counter value of 128 or more indicates an error passive state and the TECS1 or RECS1 bit is set to 1.

- If the value of the transmission error counter is greater than or equal to 256 (actually, the transmission error counter does not indicate a value greater than or equal to 256), the bus-off state is reached and the C0INFO.BOFF bit is set to 1.
- If only one node is active on the bus at startup (i.e., when the bus is connected only to the local station), ACK is not returned even if data is transmitted. Consequently, re-transmission of the error frame and data is repeated. In the error passive state, however, the transmission error counter is not incremented and the bus-off state is not reached.



Figure 19-39 shows the processing for a receive message buffer (C0MCONFm.MT2 to C0MCONFm.MT0 bits = 001B to 101B).







(21) UF0 INT clear 0 register (UF0IC0)

This register controls clearing the interrupt sources indicated by the UF0IS0 register.

This register is write-only, in 8-bit units. If this register is read, the value FFH is read.

FW can clear an interrupt source by writing 0 to the corresponding bit of this register. Even a bit that is automatically cleared to 0 by hardware can be cleared by FW before it is cleared by hardware. Writing 0 to a bit of this register automatically sets the bit to 1. Writing 1 is invalid.

	7		6	5	4	3	2	1	0	Address	After reset	
	BUS	\$	RSU	1	SHORTC	DMA	SET	CLR	EP	0020003CH	FFH	
UFUICU	RST	c	SPDC			EDC	RQC	RQC	HALTC			
Bit posi	tion Bit name Function											
7		BUS	SRSTC	This bi 0: (This bit clears the Bus Reset interrupt. 0: Clear							
6		RSL	JSPDC	This bi 0: (This bit clears the Resume/Suspend interrupt. 0: Clear							
4		SHC	ORTC	This bi 0: (it clears the Clear	Short inte	rrupt.					
3		DM	AEDC	This bi 0: (it clears the Clear	DMA_ENI	D interrupt.					
2	2 SETRQC		This bi	This bit clears the SET_RQ interrupt. 0: Clear								
1		CLF	RQC	This bi	This bit clears the CLR_RQ interrupt. 0: Clear							
0		EPH	IALTC	This b 0: (This bit clears the EP_Halt interrupt. 0: Clear							



(41) UF0 endpoint 4 interface mapping register (UF0E4IM)

This register specifies for which Interface and Alternative Setting Endpoint4 is valid. This register can be read or written in 8-bit units.

The setting of this register and the Alternative Setting selected by the SET_INTERFACE request indicate whether Endpoint4 is currently valid, and the hardware determines how the GET_STATUS/CLEAR_FEATURE/SET_FEATURE Endpoint4 request and the OUT transaction to Endpoint4 are responded to, and whether the related bits are valid or invalid.

	7	6	5	4	3	2	1	0	Address	After rese	
F0E4IM	E4EN2	E4EN1	E4EN0	E42AL1	E45AL4	E45AL3	E45AL2	E45AL1	0020008CH	00H	
Bit position	1	Bit name	Function								
7 to 5	E4E E4E	EN2 to EN0	These to Alternative with Alternative	These bits set a link between the Interface of Endpoint4 and the two-/five-series Alternative Setting. The endpoint is linked with Alternative Setting 0. The endpoint linked with Alternative Setting 0 cannot be excluded from Alternative Setting 1 to 4.							
			E4E	N2 E4	EN1 E	4EN0	Link status				
			1		1	1 N	Not linked with Interface				
					1	0					
			1		0	1 L	Linked with Interface 4 and Alternative Setting 0				
			1		0	0 L	inked with I	nterface 3 a	and Alternative S	Setting 0	
			0		1	1 L	inked with I	nterface 2 a	and Alternative S	Setting 0	
			0		1	0 L	inked with I	nterface 1 a	and Alternative S	Setting 0	
			0		0	1 L	inked with I	nterface 0 a	and Alternative S	Setting 0	
			0		0	0 1	Not linked wi	th Interface	(default value)		
			When these bits are set to 110 or 111, they are invalid even if the E42AL1 bit is cleared to 0. If the endpoint is linked, setting of the CONF bit of the UF0MODS register to 1 indicates that Endpoint4 is valid.								
4	E42	2AL1	 This bit validates Endpoint4 when the two-series Alternative Setting and the Alternative Setting of the linked Interface are set to 1. 1: Validate the endpoint when Alternative Setting 1 is set with CONF bit = 1. 0: Do not validate the endpoint even when Alternative Setting 1 is set with CONF bit = 1 (default value). This bit is valid when the E45AL4 to E45AL1 bits are 0000. 								
3 to 0	E45	5ALn	 These bits validate Endpoint4 when the five-series Alternative Setting and the Alternative Setting of the linked Interface are set to n. 1: Validate the endpoint when Alternative Setting n is set with CONF bit = 1. 0: Do not validate the endpoint even when Alternative Setting n is set with CONF bit = 1 (default value). 								

Remark n = 1 to 4



20.6.8 Bulk-in register

(1) UF0 EP1 bulk-in transfer data register (UF0EP1BI)

The UF0EP1BI register writes the bulk-in transfer data of EP1. The UF0EP1BI register can be read or written in 8-bit or 16-bit units.



(2) UF0 EP3 bulk-in transfer data register (UF0EP3BI)

The UF0EP3BI register writes the bulk-in transfer data of EP1. The UF0EP3BI register can be read or written in 8-bit or 16-bit units.

	15	14	13	12	11	10	9	8
UF0EP3BI	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	, EP3BI7	EP3BI6	EP3BI5	EP3BI4	EP3BI3	EP3Bl2	EP3BI1	EP3BI0
Bit position	Bit name	Function						
7 to 0	EP3BI7 to EP3BI0	Writing the bulk-out transfer data of EP3. Data outputting to the EPC macro by writing data to this register. If using this register, setting the address (00202000H) in DMA destination address register (DDAn ($n = 0$ to 3)) of DMAC. In addition, set the RQnUR3E ($n = 0$ to 3) bit of the UFDRQEN register to 1 to assign a DMA channel.						









		1	(14/;
Symbol	Name	Unit	Page
C0MDLC15	CAN0 message data length register 15	CAN	922
C0MDLC16	CAN0 message data length register 16	CAN	922
C0MDLC17	CAN0 message data length register 17	CAN	922
C0MDLC18	CAN0 message data length register 18	CAN	922
C0MDLC19	CAN0 message data length register 19	CAN	922
C0MDLC20	CAN0 message data length register 20	CAN	922
C0MDLC21	CAN0 message data length register 21	CAN	922
C0MDLC22	CAN0 message data length register 22	CAN	922
C0MDLC23	CAN0 message data length register 23	CAN	922
C0MDLC24	CAN0 message data length register 24	CAN	922
C0MDLC25	CAN0 message data length register 25	CAN	922
C0MDLC26	CAN0 message data length register 26	CAN	922
C0MDLC27	CAN0 message data length register 27	CAN	922
C0MDLC28	CAN0 message data length register 28	CAN	922
C0MDLC29	CAN0 message data length register 29	CAN	922
C0MDLC30	CAN0 message data length register 30	CAN	922
C0MDLC31	CAN0 message data length register 31	CAN	922
C0MIDH00	CAN0 message identifier register 00H	CAN	924
C0MIDH01	CAN0 message identifier register 01H	CAN	924
C0MIDH02	CAN0 message identifier register 02H	CAN	924
C0MIDH03	CAN0 message identifier register 03H	CAN	924
C0MIDH04	CAN0 message identifier register 04H	CAN	924
C0MIDH05	CAN0 message identifier register 05H	CAN	924
C0MIDH06	CAN0 message identifier register 06H	CAN	924
C0MIDH07	CAN0 message identifier register 07H	CAN	924
C0MIDH08	CAN0 message identifier register 08H	CAN	924
C0MIDH09	CAN0 message identifier register 09H	CAN	924
C0MIDH10	CAN0 message identifier register 10H	CAN	924
C0MIDH11	CAN0 message identifier register 11H	CAN	924
C0MIDH12	CAN0 message identifier register 12H	CAN	924
C0MIDH13	CAN0 message identifier register 13H	CAN	924
C0MIDH14	CAN0 message identifier register 14H	CAN	924
C0MIDH15	CAN0 message identifier register 15H	CAN	924
C0MIDH16	CAN0 message identifier register 16H	CAN	924
C0MIDH17	CAN0 message identifier register 17H	CAN	924
C0MIDH18	CAN0 message identifier register 18H	CAN	924
COMIDH19	CANO message identifier register 19H	CAN	924
COMIDH20	CANO message identifier register 20H	CAN	924
C0MIDH21	CANO message identifier register 21H	CAN	924
	CANO message identifier register 22H	CAN	024 024
00101122			524

