



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	30/20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at87c51rd2-slsul

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. Block Diagram



(1): Alternate function of Port 1

(2): Only available on high pin count packages

(3): Alternate function of Port 3





Pin Number			nber					
Mnemonic	DIL	LCC	VQFP 1.4	Туре	Name And Function			
V _{SS}	20	22	16	I	Ground: 0V reference			
Vss1		1	39	I	Optional Ground: Contact the Sales Office for ground connection.			
V _{cc}	40	44	38	I	Power Supply: This is the power supply voltage for normal, idle and power-down operation			
P0.0-P0.7	39-32	43-36	37-30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s writt them float and can be used as high impedance inputs. Port 0 pins must be polariz Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also th multiplexed low-order address and data bus during access to external program a data memory. In this application, it uses strong internal pull-up when emitting 1s. F also inputs the code bytes during EPROM programming. External pull-ups are rec during program verification during which P0 outputs the code bytes.			
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O				
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout			
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control			
	3	4	42	I	ECI (P1.2): External Clock for the PCA			
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0			
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1			
	6	7	45	I/O	CEX0 (P1.5): Capture/Compare External I/O for PCA module 2			
	7	8	46	I/O	CEX0 (P1.6): Capture/Compare External I/O for PCA module 3			
	8	9	47	I/O	CEX0 (P1.7): Capture/Compare External I/O for PCA module 4			
P2.0-P2.7	21-28	24-31	18-25	I/O	Port 2 : Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. Some Port 2 pins (P2.0 to P2.5) receive the high order address bits during EPROM programming and verification:			
P3.0-P3.7	10-17	11, 13-19	5, 7-13	I/O	 Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins th have 1s written to them are pulled high by the internal pull-ups and can be used a inputs. As inputs, Port 3 pins that are externally pulled low will source current becord the internal pull-ups. Some Port 3 pins (P3.4 to P3.5) receive the high order additional bits during EPROM programming and verification. Port 3 also serves the special features of the 80C51 family, as listed below. 			
	10	11	5	1	RXD (P3.0): Serial input port			
	10		5					



6. Application

Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a 'source' pointer and the other one as a "destination" pointer.

ASSEMBLY LANGUAGE

; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added 00A2 AUXR1 EQU 0A2H ; 0000 909000MOV DPTR, #SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR, #DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers 000A EO MOVX A, @DPTR ; get a byte from SOURCE 000B A3 INC DPTR ; increment SOURCE address 000C 05A2 INC AUXR1 ; switch data pointers 000E FO MOVX @DPTR, A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS

INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.



address bits (DPL) with data. MOVX @ Ri and MOVX @DPTR will generate either read or write signals on P3.6 (WR) and P3.7 (RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the XRAM.

Figure 6-1. Internal and External Data Memory Address




Table 6-1. Auxiliary Register AUXR

-	UXR ess 08EH		-	-	-	-	-	-	EXTRAM	AO		
	Reset value	e	Х	Х	Х	х	Х	х	0	0		
Symbol	Function											
-	Not implemente	d, reser	ved fo	r future u	se. ⁽¹⁾							
AO	Disable/Enable	ALE										
	AO	Operat	ting Mo	ode								
	0	ALE is is used		ed at a co	nstant rat	e of 1/6 th	ne oscillat	or freque	ency (or 1/3 if X	2 mode		
	1	ALE is	active	only duri	ng a MO'	VX or MO	VC instru	ction				
EXTRAM	Internal/Externa	I RAM (00H-F	FH) acce	ss using	MOVX @	Ri/ @ DF	PTR				
	EXTRAM	Operat	ting Mo	ode								
	0	Interna	ternal XRAM access using MOVX @ Ri/ @ DPTR									
	1	Extern	al data	i memory	access							

1. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

Bit Number	Bit Mnemonic	Description
7	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
2	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
1	T2OE	Timer 2 Output Enable bit Clear to program P1.0/T2 as clock input or I/O port. Set to program P1.0/T2 as clock output.
0	DCEN	Down Counter Enable bit Clear to disable timer 2 as up/down counter. Set to enable timer 2 as up/down counter.


Reset Value = XXXX XX00b

Not bit addressable





Figure 6-6. PCA Capture Mode



6.3.2 16-bit Software Timer/ Compare Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (See Figure 6-7).



```
Slave C:SADDR1111 0010b

<u>SADEN1111 1101b</u>

Given1111 00X1b
```

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

6.4.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

SADDR0101 0110b SADEN1111 1100b Broadcast =SADDR OR SADEN1111 111Xb

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

```
Slave A:SADDR1111 0001b
SADEN1111 1010b
Broadcast1111 1X11b,
Slave B:SADDR1111 0011b
SADEN1111 1001b
Broadcast1111 1X11B,
Slave C:SADDR=1111 0010b
SADEN1111 1101b
Broadcast1111 1111b
```

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

6.4.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

Table 6-19.	IPH Register
-------------	--------------

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0		
-	РРСН	PT2H	PSH	PT1H	PX1H	РТОН	РХОН		
Bit Number	Bit Mnemonic	Descri	otion						
7	-	Reserv The val		nis bit is indeter	minate. Do not	set this bit.			
6	РРСН		0 1 1 0						
5	PT2H	Timer 2 <u>PT2H P</u> 0 0 1 1		:	h bit				
4	PSH	Serial p <u>PSH</u> 0 0 1 1	ort Priority Hig <u>PS Priority</u> 0Lowest 1 0 1Highest						
3	PT1H		overflow interr <u>T1Priority Leve</u> 0Lowest 1 0 1Highest	rupt Priority Hig <u>위</u>	h bit				
2	PX1H		ll interrupt 1 Pri X1Priority Leve 0Lowest 1 0 1Highest						
1	РТОН	Timer 0 <u>PT0H P</u> 0 0 1 1		1	h bit				
0	PX0H	Externa <u>PX0HP</u> 0 0 1 1	I interrupt 0 Pri <u>X0 Priority</u> 0 Lowest 1 0 1 Highes	Level					

Reset Value = X000 0000b

Not bit addressable





8.2.4 Verify Algorithm

Refer to Section "Verify algorithm".



WARNING: Security level 2 and 3 should only be programmed after EPROM and Core verification.

9.2.3 Signature bytes

The TS87C51RB2/RC2/RD2 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in Section "Signature bytes".

9.3 EPROM Programming

9.3.1 Set-up Modes

In order to program and verify the EPROM or to read the signature bytes, the TS87C51RB2/RC2/RD2 is placed in specific set-up modes (See Figure 9-1.).

Control and program signals must be held at the levels indicated in Table 9-2.

9.3.2 Definition of Terms

Address Lines: P1.0-P1.7, P2.0-P2.5, P3.4, P3.5 respectively for A0-A15 (P2.5 (A13) for RB, P3.4 (A14) for RC, P3.5 (A15) for RD)

Data Lines: P0.0-P0.7 for D0-D7

Control Signals:RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.

Program Signals: ALE/PROG, EA/VPP.

Mode	RST	PSEN	ALE/P ROG	EA/VP P	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code data	1	0	1.	12.75V	0	1	1	1	1
Verify Code data	1	0	1	1	0		0	1	1
Program Encryption Array Address 0-3Fh	1	0	Ŀ	12.75V	0	1	1	0	1
Read Signature Bytes	1	0	1	1	0		0	0	0
Program Lock bit 1	1	0	1.1	12.75V	1	1	1	1	1
Program Lock bit 2	1	0	Ŀ	12.75V	1	1	1	0	0
Program Lock bit 3	1	0	IJ	12.75V	1	0	1	1	0

Table 9-2.EPROM Set-Up Modes

60h	FCh	Product name: TS87C51RD2
60h	37h	Product name: TS83C51RC2
60h	B7h	Product name: TS87C51RC2
60h	3Bh	Product name: TS83C51RB2
60h	BBh	Product name: TS87C51RB2
61h	FFh	Product revision number





External Data Memory Characteristics 11.5.4

Symbol	Parameter
T _{RLRH}	RD Pulse Width
T _{WLWH}	WR Pulse Width
T _{RLDV}	RD to Valid Data In
T _{RHDX}	Data Hold After RD
T _{RHDZ}	Data Float After RD
T _{LLDV}	ALE to Valid Data In
T _{AVDV}	Address to Valid Data In
T _{LLWL}	ALE to WR or RD
T _{AVWL}	Address to WR or RD
T _{QVWX}	Data Valid to WR Transition
T _{QVWH}	Data set-up to WR High
T _{WHQX}	Data Hold After WR
T _{RLAZ}	RD Low to Address Float
T _{WHLH}	RD or WR High to ALE high

 Table 11-8.
 AC Parameters for a Fix Clock


Speed		M MHz	X2 n 30 l	V node MHz z equiv.	standard	V mode 40 Hz	X2 n 20 l	L node MHz z equiv.	standar	L rd mode MHz	Units
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
T _{RLRH}	130		85		135		125		175		ns
T _{WLWH}	130		85		135		125		175		ns
T _{RLDV}		100		60		102		95		137	ns
T _{RHDX}	0		0		0		0		0		ns
T _{RHDZ}		30		18		35		25		42	ns
T _{LLDV}		160		98		165		155		222	ns
T _{AVDV}		165		100		175		160		235	ns
T _{LLWL}	50	100	30	70	55	95	45	105	70	130	ns
T _{AVWL}	75		47		80		70		103		ns
T _{QVWX}	10		7		15		5		13		ns
Τ _{QVWH}	160		107		165		155		213		ns
T _{WHQX}	15		9		17		10		18		ns
T _{RLAZ}		0		0		0		0		0	ns
T _{WHLH}	10	40	7	27	15	35	5	45	13	53	ns

11.5.11 External Clock Drive Characteristics (XTAL1)

Symbol	Parameter	Min	Мах	Units
T _{CLCL}	Oscillator Period	25		ns
T _{CHCX}	High Time	5		ns
T _{CLCX}	Low Time	5		ns
T _{CLCH}	Rise Time		5	ns
T _{CHCL}	Fall Time		5	ns
T _{CHCX} /T _{CLCX}	Cyclic ratio in X2 mode	40	60	%


11.5.12 External Clock Drive Waveforms

Figure 11-11. External Clock Drive Waveforms



11.5.13 AC Testing Input/Output Waveforms


Figure 11-12. AC Testing Input/Output Waveforms



AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".

11.5.14 Float Waveforms

Figure 11-13. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.



12. Ordering Information

Part Number	Memory size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing			
TS80C51RA2-MCA						1			
TS80C51RA2-MCB									
TS80C51RA2-MCE	-								
TS80C51RA2-MIA	-								
TS80C51RA2-MIB	_								
TS80C51RA2-MIE	_								
TS80C51RA2-LCA									
TS80C51RA2-LCB	_								
TS80C51RA2-LCE	_			тг					
TS80C51RA2-LIA			OBSOLE						
TS80C51RA2-LIB									
TS80C51RA2-LIE									
TS80C51RA2-VCA	1								
TS80C51RA2-VCB	_								
TS80C51RA2-VCE									
TS80C51RA2-VIA									
TS80C51RA2-VIB									
TS80C51RA2-VIE									
AT80C51RA2-3CSUM	Romless	5V	Industrial & Green	40 MHz (20 MHz X2)	PDIL40	Stick			
AT80C51RA2-SLSUM	Romless	5V	Industrial & Green	40 MHz (20 MHz X2)	PLCC44	Stick			
AT80C51RA2-RLTUM	Romless	5V	Industrial & Green	40 MHz (20 MHz X2)	VQFP44	Tray			
AT80C51RA2-3CSIM									
AT80C51RA2-SLSIM									
AT80C51RA2-RLTIM			OBSOLE	TE					
AT80C51RA2-3CSCL			OBSOLE						
AT80C51RA2-SLSCL									
AT80C51RA2-RLTCL									
AT80C51RA2-3CSUL	Romless	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PDIL40	Stick			
AT80C51RA2-SLSUL	Romless	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PLCC44	Stick			
AT80C51RA2-RLTUL	Romless	3-5V	Industrial & Green	30 MHz (20 MHz X2)	VQFP44	Tray			






Part Number	Memory size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing	
AT80C51RA2-3CSCV					1		
AT80C51RA2-SLSCV							
AT80C51RA2-RLTCV							
AT80C51RA2-3CSIV		OBSOLETE					
AT80C51RA2-SLSIV							
AT80C51RA2-RLSIV							
TS80C51RD2-MCA	Not recommended	use AT87C51RD2					
TS80C51RD2-MCB	Not recommended	use AT87C51RD2					
TS80C51RD2-MCE	Not recommended	use AT87C51RD2					
TS80C51RD2-MIA	Not recommended	use AT87C51RD2					
TS80C51RD2-MIB	Not recommended	use AT87C51RD2					
TS80C51RD2-MIE	Not recommended	use AT87C51RD2					
TS80C51RD2-LCA	Not recommended	use AT87C51RD2					
TS80C51RD2-LCB	Not recommended	use AT87C51RD2					
TS80C51RD2-LCE	Not recommended	use AT87C51RD2					
TS80C51RD2-LIA	Not recommended	use AT87C51RD2					
TS80C51RD2-LIB	Not recommended	use AT87C51RD2					
TS80C51RD2-LIE	Not recommended	use AT87C51RD2					
TS80C51RD2-VCA	Not recommended	use AT87C51RD2					
TS80C51RD2-VCB	Not recommended	Not recommended use AT87C51RD2					
TS80C51RD2-VCE	Not recommended	Not recommended use AT87C51RD2					
TS80C51RD2-VIA	Not recommended	Not recommended use AT87C51RD2					
TS80C51RD2-VIB	Not recommended use AT87C51RD2						
TS80C51RD2-VIE	Not recommended use AT87C51RD2						
	•						
AT80C51RD2-3CSUM	Not recommended use AT87C51RD2						
AT80C51RD2-SLSUM	Not recommended use AT87C51RD2						
AT80C51RD2-RLTUM	Not recommended use AT87C51RD2						
AT80C51RD2-3CSUL	Not recommended use AT87C51RD2						
AT80C51RD2-SLSUL	Not recommended use AT87C51RD2						
AT80C51RD2-RLTUL	Not recommended	use AT87C51RD2					

Part Number	Memory size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing		
TS87C51RD2-MCA			1		•			
TS87C51RD2-MCB								
TS87C51RD2-MCE								
TS87C51RD2-MIA								
TS87C51RD2-MIB								
TS87C51RD2-MIE								
TS87C51RD2-LCA								
TS87C51RD2-LCB								
TS87C51RD2-LCE		OBSOLETE						
TS87C51RD2-LIA								
TS87C51RD2-LIB								
TS87C51RD2-LIE								
TS87C51RD2-VCA								
TS87C51RD2-VCB								
TS87C51RD2-VCE								
TS87C51RD2-VCL								
TS87C51RD2-VIA								
TS87C51RD2-VIB								
TS87C51RD2-VIE								
AT87C51RD2-3CSUM	OTP 64k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PDIL40	Stick		
AT87C51RD2-SLSUM	OTP 64k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PLCC44	Stick		
AT87C51RD2-RLTUM	OTP 64k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	VQFP44	Tray		
AT87C51RD2-3CSUL	OTP 64k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PDIL40	Stick		
AT87C51RD2-SLSUL	OTP 64k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PLCC44	Stick		
AT87C51RD2-RLTUL	OTP 64k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	VQFP44	Tray		



13. Package Drawings


13.1 PLCC44



	Ν	1M ·	ΙN	СН	
A	4.20	4. 57	. 165	. 180	
A1	2, 29	3.04	. 090	. 120	
D	17.40	17.65	. 685	. 695	
D1	16.44	16.66	. 647	. 656	
D5	14.99	16.00	. 590	. 630	
E	17.40	17.65	. 685	. 695	
E1	16.44	16.66	. 647	. 656	
E5	14.99	16.00	. 590	. 630	
e	1.27	BSC	. 050	BSC	
G	1.07	1.22	. 042	. 048	
н	1.07	1.42	. 042	.056	
J	0.51	-	. 020	-	
К	0.33	0.53	. 013	. 021	
Nd	1	1	1	1	
Ne	1	1	1 1		
P	KG STD	00			



13.3 VQFP44




	м	M	INCH		
	Min	Max	Min	Μαχ	
А	_	1.60	_	. 063	
A1	0.64 REF		.025 REF		
A2	0.64 REF		.025 REF		
A3	1.35	1.45	. 053	. 057	
D	11.90	12.10	. 468	. 476	
D1	9, 90	10.10	. 390	. 398	
E	11.90	12.10	. 468	. 476	
E1	9.90	10.10	. 390	. 398	
J	0.05	_	. 002	-	
L	0.45	0.75	. 018	. 030	
e	0.80 BSC		.0315 BSC		
f	0.35 BSC		.014 BSC		



13.5 PLCC68

68 PINS PLCC



	IM	M	INCH		
A	4.20	5.08	. 165	. 200	
A1	2, 29	3.30	. 090	. 1 30	
D	25.02	25. 27	. 985	. 995	
D1	24.13	24.33	. 950	. 958	
D2	22. 61	23. 62	. 890	. 930	
E	25.02	25. 27	. 985	. 995	
E1	24.13	24.33	. 950	. 958	
E5	22. 61	23. 62	. 890	. 930	
e	1.27	BSC	. 050	BSC	
G	1.07	1.22	. 042	. 048	
н	1.07	1.42	. 042	.056	
J	0.51	-	. 020	-	
К	0.33	0.53	. 013	. 021	
Nd	1	7	1	7	
Ne	1	7	17		
PKG STD 00					

14. Datasheet Revision History

14.1 Changes from 4188E to 4188F

- 1. Removed TS80C51RD2 and AT80C51RD2 from "Ordering Information" on page 73.
- 2. Removed non-green part numbers from ordering information.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.