



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	30/20MHz
Connectivity	UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ts80c51ra2-lcb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Bit addressable	Non Bit addres	sable						
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
F8h		CH 0000 0000	CCAP0H XXXX XXXX	CCAP1H XXXX XXXX	CCAPL2H XXXX XXXX	CCAPL3H XXXX XXXX	CCAPL4H XXXX XXXX		FFh
F0h	B 0000 0000								F7h
E8h	P5 bit addressable 1111 1111	CL 0000 0000	CCAP0L XXXX XXXX	CCAP1L XXXX XXXX	CCAPL2L XXXX XXXX	CCAPL3L XXXX XXXX	CCAPL4L XXXX XXXX		EFh
E0h	ACC 0000 0000								E7h
D8h	CCON 00X0 0000	CMOD 00XX X000	CCAPM0 X000 0000	CCAPM1 X000 0000	CCAPM2 X000 0000	CCAPM3 X000 0000	CCAPM4 X000 0000		DFh
D0h	PSW 0000 0000								D7h
C8h	T2CON 0000 0000	T2MOD XXXX XX00	RCAP2L 0000 0000	RCAP2H 0000 0000	TL2 0000 0000	TH2 0000 0000			CFh
C0h	P4 bit addressable 1111 1111							P5 byte addressable 1111 1111	C7h
B8h	IP X000 000	SADEN 0000 0000							BFh
B0h	P3 1111 1111							IPH X000 0000	B7h
A8h	IE 0000 0000	SADDR 0000 0000							AFh
A0h	P2 1111 1111		AUXR1 XXXX0XX0				WDTRST XXXX XXXX	WDTPRG XXXX X000	A7h
98h	SCON 0000 0000	SBUF XXXX XXXX							9Fh
90h	P1 1111 1111								97h
88h	TCON 0000 0000	TMOD 0000 0000	TL0 0000 0000	TL1 0000 0000	TH0 0000 0000	TH1 0000 0000	AUXR XXXXXX00	CKCON XXXX XXX0	8Fh
80h	P0 1111 1111	SP 0000 0111	DPL 0000 0000	DPH 0000 0000				PCON 00X1 0000	87h
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	


 Table 4-1.
 All SFRs with their address and their reset value

reserved






### 5. Pin Configuration



\*NIC: No Internal Connection






#### 5.4 Dual Data Pointer Register

The additional data pointer can be used to speed up code execution and reduce code size in a number of ways.

The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (Table 5-3) that allows the program code to switch between them (Refer to Figure 5-3).






 Table 5-3.
 AUXR1: Auxiliary Register 1

AUXR1 Address 0A2H			-	-	-	-	GF3	-	-	DPS
	Reset va	alue	Х	Х	Х	Х	0	Х	х	0
Symbol	Function									
-	Not implemented, reserved for future use (1)									
DPS	Data Pointer S	Selectior	٦.							
	DPS	Oper	ating Mod	de						
	0	0 DPTR0 Selected								
	1	1 DPTR1 Selected								
GF3	This bit is a general purpose user flag <sup>(2)</sup> .									


 User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new feature. In that case, the reset value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

GF3 will not be available on first version of the RC devices.





#### Figure 6-2. Auto-reload Mode Up/Down Counter (DCEN = 1)



#### 6.2.2 Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6-3) . The input clock increments TL2 at frequency  $F_{OSC}/2$ . The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz  $(F_{OSC}/2^{16})$  to 4 MHz  $(F_{OSC}/4)$ . The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

It is possible to use timer 2 as a baud rate generator and a clock generator simultaneously. For this configuration, the baud rates and clock frequencies are not independent since both functions use the values in the RCAP2H and RCAP2L registers.

#### **Figure 6-3.** Clock-Out Mode $C/\overline{T2} = 0$




Table 6-2.	T2CON F T2CON -	0	ontrol Regist	er (C8h)			
7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2#	CP/RL2#



#### Figure 6-4. PCA Timer/Counter




Table 6-4. CMOD: PCA Counter Mode Register

CMOD Address 0D9H			CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
	Re	eset value	0	0	Х	Х	х	0	0	0
Symbol	Functio	n								
CIDL			ol: CIDL = 0 p s it to be gate	0		ounter to	continue f	functioning	g during id	le Mode.
WDTE		Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1 enables it.								
-	Not impl	emented,	reserved for	future use	. (1)					
CPS1	PCA Co	unt Pulse	Select bit 1.							
CPS0	PCA Co	unt Pulse	Select bit 0.							
	CPS1	CPS0	Selected PC	A input. <sup>(2)</sup>						
	0	0	Internal cloc	k f <sub>osc</sub> /12(0	Or f <sub>osc</sub> /6 in	X2 Mode	).			
	0	1	Internal cloc	k f <sub>osc</sub> /4(O	r f <sub>osc</sub> /2 in X	K2 Mode).				
	1	0	Timer 0 Ove	rflow						
	1 1 External clock at ECI/P1.2 pin (max rate = $f_{osc}$ / 8)									
ECF			ter Overflow that function		ECF = 1 e	nables CF	bit in CC	ON to ger	nerate an i	nterrupt.

1. User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

2.  $f_{osc} = oscillator frequency$ 

**The CMOD SFR** includes three additional bits associated with the PCA (See Figure 6-4 and Table 6-4).





#### 6.4 TS80C51Rx2 Serial I/O Port

The serial I/O port in the TS80C51Rx2 is compatible with the serial I/O port in the 80C52.


It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- Framing error detection
- · Automatic address recognition

#### 6.4.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 6-10).






When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 6-14.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 6-11 and Figure 6-12).







Bit Number	Bit Mnemonic	Description
7	FE	Framing Error bit (SMOD0=1) Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit
	SM0	Serial port Mode bit 0 Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit
6	SM1	Serial port Mode bit 1         SM0 SM1ModeDescriptionBaud Rate         0       0       0Shift RegisterF <sub>XTAL</sub> /12 (/6 in X2 mode)         0       1       18-bit UARTVariable         1       0       29-bit UARTF <sub>XTAL</sub> /64 or F <sub>XTAL</sub> /32 (/32, /16 in X2 mode)         1       1       39-bit UARTVariable
5	SM2	Serial port Mode 2 bit / Multiprocessor Communication Enable bit Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should be cleared in mode 0.
4	REN	<b>Reception Enable bit</b> Clear to disable serial reception. Set to enable serial reception.
3	TB8	Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3 Clear to transmit a logic 0 in the 9th bit. Set to transmit a logic 1 in the 9th bit.
2	RB8	Receiver Bit 8 / Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
1	TI	<b>Transmit Interrupt flag</b> Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other modes.
0	RI e = 0000 000	<b>Receive Interrupt flag</b> Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 6-11. and Figure 6- 12. in the other modes.

Reset Value = 0000 0000b Bit addressable

Table 6-15.PCON RegisterPCON - Power Control Register (87h)

7	6	5	4	3	2	1	0
SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL



# Table 6-18.IP RegisterIP - Interrupt Priority Register (B8h)

7	6	5	4	3	2	1	0	
-	PPC	PT2	PS	PT1	PX1	PT0	PX0	
Bit Number	Bit Mnemo	nic Descri	otion					
7	-	<b>Reserv</b> The val		nis bit is indetern	minate. Do not	set this bit.		
6	PPC		PCA interrupt priority bit Refer to PPCH for priority level.					
5	PT2		Timer 2 overflow interrupt Priority bit Refer to PT2H for priority level.					
4	PS		o <b>ort Priority bi</b> PSH for priori					
3	PT1		Deverflow internation of the prior of the pr	rrupt Priority b rity level.	bit			
2	PX1		External interrupt 1 Priority bit Refer to PX1H for priority level.					
1	PT0		Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level.					
0	PX0		External interrupt 0 Priority bit Refer to PX0H for priority level.					

Reset Value = X000 0000b

Bit addressable

Table 6-19.	IPH Register
-------------	--------------

IPH - Interrupt Priority High Register (B7h)

7	6	5	4	3	2	1	0
-	РРСН	PT2H	PSH	PT1H	PX1H	РТОН	РХОН
Bit Number	Bit Mnemonic	Descri	otion				
7	-	<b>Reserv</b> The val		nis bit is indeter	minate. Do not	set this bit.	
6	РРСН	PCA int <u>PPCHF</u> 0 1 1	terrupt priority b <u>PC Priorit</u> 0 Lowest 1 0 1 Highest	t <u>y Level</u>			
5	PT2H	Timer 2 <u>PT2H P</u> 0 0 1 1		:	h bit		
4	PSH	Serial p <u>PSH</u> 0 0 1 1	ort Priority Hig <u>PS Priority</u> 0Lowest 1 0 1Highest				
3	PT1H		overflow interr <u>T1Priority Leve</u> 0Lowest 1 0 1Highest	rupt Priority Hig <u>위</u>	h bit		
2	PX1H		ll interrupt 1 Pri X1Priority Leve 0Lowest 1 0 1Highest				
1	РТОН	Timer 0 <u>PT0H P</u> 0 0 1 1		1	h bit		
0	PX0H	Externa <u>PX0HP</u> 0 0 1 1	I interrupt 0 Pri <u>X0 Priority</u> 0 Lowest 1 0 1 Highes	Level			

Reset Value = X000 0000b

Not bit addressable



Bit Number	Bit Mnemonic	Description			
7	T4				
6	Т3				
5	T2	Reserved Do not try to set or clear this bit.			
4	T1				
3	T0				
2	S2	WDT Time-out select bit 2			
1	S1	WDT Time-out select bit 1			
0	S0	WDT Time-out select bit 0			
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			

Reset value XXXX X000

#### 6.8.2 WDT during Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Powerdown mode the user does not need to service the WDT. There are 2 methods of exiting Powerdown mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the TS80C51Rx2 is reset. Exiting Powerdown with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the WDT just before entering powerdown.


In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the TS80C51Rx2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.





The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted.

Figure 9-2. Programming and Verification Signal's Waveform



#### 9.4 EPROM Erasure (Windowed Packages Only)

Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality.

Erasure leaves all the EPROM cells in a 1's state (FF).

#### 9.4.1 Erasure Characteristics

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose at least 15 W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers.

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

#### 10. Signature Bytes

The TS83/87C51RB2/RC2/RD2 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in Table 31. for Read Signature Bytes. Table 10-1. shows the content of the signature byte for the TS87C51RB2/RC2/RD2.

Location	Contents	Comment		
30h	58h	Manufacturer Code: Atmel		
31h	57h	Family Code: C51 X2		
60h	7Ch	Product name: TS83C51RD2		

 Table 10-1.
 Signature Bytes Content

60h	FCh	Product name: TS87C51RD2
60h	37h	Product name: TS83C51RC2
60h	B7h	Product name: TS87C51RC2
60h	3Bh	Product name: TS83C51RB2
60h	BBh	Product name: TS87C51RB2
61h	FFh	Product revision number





#### Figure 11-3. I<sub>CC</sub> Test Condition, Idle Mode







Figure 11-4. I<sub>CC</sub> Test Condition, Power-Down Mode







#### 11.5 AC Parameters

#### 11.5.1 Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

 $\begin{array}{l} \mbox{Example:} T_{AVLL} = \mbox{Time for Address Valid to ALE Low.} \\ T_{LLPL} = \mbox{Time for ALE Low to PSEN Low.} \end{array}$ 

TA = 0 to +70°C (commercial temperature range);  $V_{SS} = 0 V$ ;  $V_{CC} = 5 V \pm 10\%$ ; -M and -V ranges. TA = -40°C to +85°C (industrial temperature range);  $V_{SS} = 0 V$ ;  $V_{CC} = 5 V \pm 10\%$ ; -M and -V ranges. TA = 0 to +70°C (commercial temperature range);  $V_{SS} = 0 V$ ; 2.7 V <  $V_{CC}$  < 5.5 V; -L range. TA = -40°C to +85°C (industrial temperature range);  $V_{SS} = 0 V$ ; 2.7 V <  $V_{CC}$  < 5.5 V; -L range.

Table 11-3. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

	-М	-V	-L
Port 0	100	50	100
Port 1, 2, 3	80	50	80
ALE / PSEN	100	30	100

Table 11-3. Load Capacitance versus speed range, in pF

Table 11-5., Table 39. and Table 42. give the description of each AC symbols.

Table 11-6., Table 11-8. and Table 11-10. give for each range the AC parameter.

Table 11-7., Table 11-9. and Table 11-11. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

Table 11-4. Max frequency for derating formula regarding the speed grade

	-M X1 mode	-M X2 mode	-V X1 mode	-V X2 mode	-L X1 mode	-L X2 mode
Freq (MHz)	40	20	40	30	30	20
T (ns)	25	50	25	33.3	33.3	50

Example:

 $T_{LLIV}$  in X2 mode for a -V part at 20 MHz (T = 1/20<sup>E6</sup> = 50 ns):


```
x= 22 (Table 11-7.)
T= 50ns
T<sub>111V</sub>= 2T - x = 2 x 50 - 22 = 78ns
```




Symbol	Туре	Standard Clock	X2 Clock	-M	-V	-L	Units
T <sub>XLXL</sub>	Min	12 T	6 T				ns
T <sub>QVHX</sub>	Min	10 T - x	5 T - x	50	50	50	ns
T <sub>XHQX</sub>	Min	2 T - x	T - x	20	20	20	ns
T <sub>XHDX</sub>	Min	x	х	0	0	0	ns
T <sub>XHDV</sub>	Max	10 T - x	5 T- x	133	133	133	ns

Table 11-11. AC Parameters for a Variable Clock: derating formula

### 11.5.8 Shift Register Timing Waveforms










Part Number	Memory size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
TS83C51RB2-MCA				•		
TS83C51RB2-MCB						
TS83C51RB2-MCE						
TS83C51RB2-MIA						
TS83C51RB2-MIB						
TS83C51RB2-MIE						
TS83C51RB2-LCA						
TS83C51RB2-LCB						
TS83C51RB2-LCE				TE		
TS83C51RB2-LIA			OBSOLE			
TS83C51RB2-LIB						
TS83C51RB2-LIE						
TS83C51RB2-VCA						
TS83C51RB2-VCB						
TS83C51RB2-VCE						
TS83C51RB2-VIA						
TS83C51RB2-VIB						
TS83C51RB2-VIE						
AT83C51RB2-3CSUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PDIL40	Stick
AT83C51RB2-SLSUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PLCC44	Stick
AT83C51RB2-RLTUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	VQFP44	Tray
AT83C51RB2-3CSUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PDIL40	Stick
AT83C51RB2-SLSUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PLCC44	Stick
AT83C51RB2-RLTUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	VQFP44	Tray

Part Number	Memory size	Supply Voltage	Temperature Range	Max Frequency	Package	Packing
TS83C51RC2-MCA				L	1	
TS83C51RC2-MCB						
TS83C51RC2-MCE						
TS83C51RC2-MIA						
TS83C51RC2-MIB						
TS83C51RC2-MIE						
TS83C51RC2-LCA						
TS83C51RC2-LCB						
TS83C51RC2-LCE				TE		
TS83C51RC2-LIA			OBSOLE			
TS83C51RC2-LIB						
TS83C51RC2-LIE						
TS83C51RC2-VCA						
TS83C51RC2-VCB						
TS83C51RC2-VCE						
TS83C51RC2-VIA						
TS83C51RC2-VIB						
TS83C51RC2-VIE						
AT83C51RC2-3CSUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PDIL40	Stick
AT83C51RC2-SLSUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	PLCC44	Stick
AT83C51RC2-RLTUM	ROM 32k Bytes	5V	Industrial & Green	40 MHz (20 MHz X2)	VQFP44	Tray
AT83C51RC2-3CSUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PDIL40	Stick
AT83C51RC2-SLSUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	PLCC44	Stick
AT83C51RC2-RLTUL	ROM 32k Bytes	3-5V	Industrial & Green	30 MHz (20 MHz X2)	VQFP44	Tray



### 13. Package Drawings

### 13.1 PLCC44



	Ν	1M ·	ΙN	СН
A	4.20	4. 57	. 165	. 180
A1	2, 29	3.04	. 090	. 120
D	17.40	17.65	. 685	. 695
D1	16.44	16.66	. 647	. 656
D5	14.99	16.00	. 590	. 630
E	17.40	17.65	. 685	. 695
E1	16.44	16.66	. 647	. 656
E5	14.99	16.00	. 590	. 630
e	1.27	BSC	. 050	BSC
G	1.07	1.22	. 042	. 048
н	1.07	1.42	. 042	.056
J	0.51	-	. 020	-
К	0.33	0.53	. 013	. 021
Nd	11		1	1
Ne	1	1	1	1
P	KG STD	00		

