



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Obsolete |
| Core Processor | 80C51 |
| Core Size | 8-Bit |
| Speed | 30/20MHz |
| Connectivity | UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | - |
| Program Memory Type | ROMless |
| EEPROM Size | - |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.6x16.6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/ts80c51ra2-lib |

3. Block Diagram




Table 4-1. All SFRs with their address and their reset value

| | Bit addressable | Non Bit addressable | | | | | | | |
|-----|------------------------------------|---------------------|---------------------|---------------------|----------------------|----------------------|----------------------|-------------------------------------|-----|
| | 0/8 | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F | |
| F8h | | CH 0000 0000 | CCAP0H XXXX XXXX | CCAP1H XXXX XXXX | CCAPL2H XXXX XXXX | CCAPL3H XXXX XXXX | CCAPL4H XXXX XXXX | | FFh |
| F0h | B 0000 0000 | | | | | | | | F7h |
| E8h | P5 bit addressable 1111 1111 | CL 0000 0000 | CCAP0L XXXX XXXX | CCAP1L XXXX XXXX | CCAPL2L XXXX XXXX | CCAPL3L XXXX XXXX | CCAPL4L XXXX XXXX | | EFh |
| E0h | ACC 0000 0000 | | | | | | | | E7h |
| D8h | CCON 00X0 0000 | CMOD 00XX X000 | CCAPM0 X000 0000 | CCAPM1 X000 0000 | CCAPM2 X000 0000 | CCAPM3 X000 0000 | CCAPM4 X000 0000 | | DFh |
| D0h | PSW 0000 0000 | | | | | | | | D7h |
| C8h | T2CON 0000 0000 | T2MOD XXXX XX00 | RCAP2L 0000 0000 | RCAP2H 0000 0000 | TL2 0000 0000 | TH2 0000 0000 | | | CFh |
| C0h | P4 bit addressable 1111 1111 | | | | | | | P5 byte addressable 1111 1111 | C7h |
| B8h | IP X000 000 | SADEN 0000 0000 | | | | | | | BFh |
| B0h | P3 1111 1111 | | | | | | | IPH X000 0000 | B7h |
| A8h | IE 0000 0000 | SADDR 0000 0000 | | | | | | | AFh |
| A0h | P2 1111 1111 | | AUXR1 XXXX0XX0 | | | | WDTRST XXXX XXXX | WDTPRG XXXX X000 | A7h |
| 98h | SCON 0000 0000 | SBUF XXXX XXXX | | | | | | | 9Fh |
| 90h | P1 1111 1111 | | | | | | | | 97h |
| 88h | TCON 0000 0000 | TMOD 0000 0000 | TL0 0000 0000 | TL1 0000 0000 | TH0 0000 0000 | TH1 0000 0000 | AUXR XXXXXXXX00 | CKCON XXXX XXX0 | 8Fh |
| 80h | P0 1111 1111 | SP 0000 0111 | DPL 0000 0000 | DPH 0000 0000 | | | | PCON 00X1 0000 | 87h |
| | 0/8 | 1/9 | 2/A | 3/B | 4/C | 5/D | 6/E | 7/F | |

reserved

| | | |
|---------------------|----|----|
| PSEN | 67 | 55 |
| \overline{EA}/VPP | 2 | 58 |
| XTAL1 | 49 | 38 |
| XTAL2 | 48 | 37 |
| P4.0 | 20 | 11 |
| P4.1 | 24 | 15 |
| P4.2 | 26 | 17 |
| P4.3 | 44 | 33 |
| P4.4 | 46 | 35 |
| P4.5 | 50 | 39 |
| P4.6 | 53 | 42 |
| P4.7 | 57 | 46 |
| P5.0 | 60 | 49 |
| P5.1 | 62 | 51 |
| P5.2 | 63 | 52 |
| P5.3 | 7 | 62 |
| P5.4 | 8 | 63 |
| P5.5 | 10 | 1 |
| P5.6 | 13 | 4 |
| P5.7 | 16 | 7 |

| Bit Number | Bit Mnemonic | Description |
|------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 4 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 3 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 2 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 1 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. |
| 0 | X2 | CPU and peripheral clock bit Clear to select 12 clock periods per machine cycle (STD mode, $F_{OSC}=F_{XTAL}/2$). Set to select 6 clock periods per machine cycle (X2 mode, $F_{OSC}=F_{XTAL}$). |

Reset Value = XXXX XXX0b

Not bit addressable

For further details on the X2 feature, please refer to ANM072 available on the web (<http://www.atmel.com>)

6.1 Expanded RAM (XRAM)

The TS80C51Rx2 provide additional Bytes of random access memory (RAM) space for increased data parameter handling and high level language usage.

RA2, RB2 and RC2 devices have 256 bytes of expanded RAM, from 00H to FFH in external data space; RD2 devices have 768 bytes of expanded RAM, from 00H to 2FFH in external data space.

The TS80C51Rx2 has internal data memory that is mapped into four separate segments.

The four segments are:


- 1. The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- 4. The expanded RAM bytes are indirectly accessed by MOVX instructions, and with the EXTRAM bit cleared in the AUXR register. (See Table 6-1.)

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction.

- Instructions that use direct addressing access SFR space. **For example: MOV 0A0H, # data**, accesses the SFR at location 0A0H (which is P2).
- Instructions that use indirect addressing access the Upper 128 bytes of data RAM. **For example: MOV @R0, # data** where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).
- The 256 or 768 XRAM bytes can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory which is physically located on-chip, logically occupies the first 256 or 768 bytes of external data memory.
- With EXTRAM = 0, the XRAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. **An access to XRAM will not affect ports P0, P2, P3.6 (WR) and P3.7 (RD).** **For example, with EXTRAM = 0, MOVX @R0, # data** where R0 contains 0A0H, accesses the XRAM at address 0A0H rather than external memory. An access to external data memory locations higher than FFH (i.e. 0100H to FFFFH) (higher than 2FFH (i.e. 0300H to FFFFH for RD devices) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address busses, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 6-1. For RD devices, accesses to expanded RAM from 100H to 2FFH can only be done thanks to the use of DPTR.
- With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an eight-bit address multiplexed with data on Port0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a sixteen-bit address. Port2 outputs the high-order eight address bits (the contents of DPH) while Port0 multiplexes the low-order eight

Figure 6-2. Auto-reload Mode Up/Down Counter (DCEN = 1)



6.2.2 Programmable Clock-Output

In the clock-out mode, timer 2 operates as a 50%-duty-cycle, programmable clock generator (See Figure 6-3) . The input clock increments TL2 at frequency $F_{osc}/2$. The timer repeatedly counts to overflow from a loaded value. At overflow, the contents of RCAP2H and RCAP2L registers are loaded into TH2 and TL2. In this mode, timer 2 overflows do not generate interrupts. The formula gives the clock-out frequency as a function of the system oscillator frequency and the value in the RCAP2H and RCAP2L registers:

$$Clock - OutFrequency = \frac{F_{osc}}{4 \times (65536 - RCAP2H/RCAP2L)}$$

For a 16 MHz system clock, timer 2 has a programmable frequency range of 61 Hz ($F_{osc}/2^{16}$) to 4 MHz ($F_{osc}/4$). The generated clock signal is brought out to T2 pin (P1.0).

Timer 2 is programmed for the clock-out mode as follows:

- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in RCAP2H/RCAP2L registers.
- Enter a 16-bit initial value in timer registers TH2/TL2. It can be the same as the reload value or a different one depending on the application.
- To start the timer, set TR2 run control bit in T2CON register.

6.3 Programmable Counter Array PCA

The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/capture modules. Its clock input can be programmed to count any one of the following signals:

- Oscillator frequency $\div 12$ ($\div 6$ in X2 mode)
- Oscillator frequency $\div 4$ ($\div 2$ in X2 mode)
- Timer 0 overflow
- External input on ECI (P1.2)

Each compare/capture modules can be programmed in any one of the following modes:

- rising and/or falling edge capture,
- software timer,
- high-speed output, or
- pulse width modulator.

Module 4 can also be programmed as a watchdog timer (See Section "PCA Watchdog Timer", page 33).


When the compare/capture modules are programmed in the capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector.

The PCA timer/counter and compare/capture modules share Port 1 for external I/O. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.

| PCA component | External I/O Pin |
|-----------------|------------------|
| 16-bit Counter | P1.2 / ECI |
| 16-bit Module 0 | P1.3 / CEX0 |
| 16-bit Module 1 | P1.4 / CEX1 |
| 16-bit Module 2 | P1.5 / CEX2 |
| 16-bit Module 3 | P1.6 / CEX3 |
| 16-bit Module 4 | P1.7 / CEX4 |

The PCA timer is a common time base for all five modules (See Figure 6-4). The timer count source is determined from the CPS1 and CPS0 bits in the **CMOD SFR** (See Table 6-4) and can be programmed to run at:

- 1/12 the oscillator frequency. (Or 1/6 in X2 Mode)
- 1/4 the oscillator frequency. (Or 1/2 in X2 Mode)
- The Timer 0 overflow
- The input on the ECI pin (P1.2)

Figure 6-5. PCA Interrupt System


PCA Modules: each one of the five compare/capture modules has six possible functions. It can perform:

- 16-bit Capture, positive-edge triggered,
- 16-bit Capture, negative-edge triggered,
- 16-bit Capture, both positive and negative-edge triggered,
- 16-bit Software Timer,
- 16-bit High Speed Output,
- 8-bit Pulse Width Modulator.

In addition, module 4 can be used as a Watchdog Timer.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (See Table 6-6). The registers contain the bits that control the mode that each module will operate in.

- The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module.
- PWM (CCAPMn.1) enables the pulse width modulation mode.
- The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 6-8 & Table 6-9)

Table 6-8. CCAPnH: PCA Modules Capture/Compare Registers High

CCAP0H=0FAH
CCAP1H=0FBH
CCAP2H=0FCH
CCAP3H=0FDH
CCAP4H=0FEH

CCAPnH Address
n = 0 - 4

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 6-9. CCAPnL: PCA Modules Capture/Compare Registers Low

CCAP0L=0EAH
CCAP1L=0EBH
CCAP2L=0ECH
CCAP3L=0EDH
CCAP4L=0EEH

CCAPnL Address
n = 0 - 4

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 6-10. CH: PCA Counter High

CH
Address 0F9H

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 6-11. CL: PCA Counter Low


CL
Address 0E9H

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|
| Reset value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

6.3.1 PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 6-6).

Figure 6-7. PCA Compare Mode and PCA Watchdog Timer



* Only for Module 4

Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit.

Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesn't occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.

6.3.3 High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 6-8).

A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.

6.4 TS80C51Rx2 Serial I/O Port

The serial I/O port in the TS80C51Rx2 is compatible with the serial I/O port in the 80C52.

It provides both synchronous and asynchronous communication modes. It operates as an Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates


Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

6.4.1 Framing Error Detection

Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 6-10).


Figure 6-10. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 6-14.) bit is set.

Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 6-11 and Figure 6-12).

Figure 6-11. UART Timings in Mode 1



```
Slave C:SADDR1111 0010b
      SADEN1111 1101b
      Given1111 00X1b
```

The SADEN byte is selected so that each slave may be addressed separately.

For slave A, bit 0 (the LSB) is a don't-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b).

For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a don't care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b).

To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).

6.4.4 Broadcast Address

A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as don't-care bits, e.g.:

```
SADDR0101 0110b
SADEN1111 1100b
Broadcast =SADDR OR SADEN1111 111Xb
```

The use of don't-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:

```
Slave A:SADDR1111 0001b
      SADEN1111 1010b
      Broadcast1111 1X11b,

Slave B:SADDR1111 0011b
      SADEN1111 1001b
      Broadcast1111 1X11B,

Slave C:SADDR=1111 0010b
      SADEN1111 1101b
      Broadcast1111 1111b
```

For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send an address FBh.

6.4.5 Reset Addresses

On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXXb (all don't-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.

Table 6-19. IPH Register
IPH - Interrupt Priority High Register (B7h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------|-----|------|------|------|------|
| - | PPCH | PT2H | PSH | PT1H | PX1H | PT0H | PX0H |
| Bit Number | Bit Mnemonic | Description | | | | | |
| 7 | - | Reserved The value read from this bit is indeterminate. Do not set this bit. | | | | | |
| 6 | PPCH | PCA interrupt priority bit high. <u>PPCH</u> <u>PPC</u> <u>Priority Level</u> 0 0 Lowest 0 1 1 0 1 1 Highest | | | | | |
| 5 | PT2H | Timer 2 overflow interrupt Priority High bit <u>PT2H</u> <u>PT2</u> <u>Priority Level</u> 0 0 Lowest 0 1 1 0 1 1 Highest | | | | | |
| 4 | PSH | Serial port Priority High bit <u>PSH</u> <u>PS</u> <u>Priority Level</u> 0 0Lowest 0 1 1 0 1 1Highest | | | | | |
| 3 | PT1H | Timer 1 overflow interrupt Priority High bit <u>PT1H</u> <u>PT1</u> <u>Priority Level</u> 0 0Lowest 0 1 1 0 1 1Highest | | | | | |
| 2 | PX1H | External interrupt 1 Priority High bit <u>PX1H</u> <u>PX1</u> <u>Priority Level</u> 0 0Lowest 0 1 1 0 1 1Highest | | | | | |
| 1 | PT0H | Timer 0 overflow interrupt Priority High bit <u>PT0H</u> <u>PT0</u> <u>Priority Level</u> 0 0 Lowest 0 1 1 0 1 1 Highest | | | | | |
| 0 | PX0H | External interrupt 0 Priority High bit <u>PX0H</u> <u>PX0</u> <u>Priority Level</u> 0 0 Lowest 0 1 1 0 1 1 Highest | | | | | |

Reset Value = X000 0000b

Not bit addressable

6.8 Hardware Watchdog Timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

6.8.1 Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is $96 \times T_{OSC}$, where $T_{OSC} = 1/F_{OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

To have a more powerful WDT, a 2^7 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ $F_{OSC} = 12\text{MHz}$. To manage this feature, refer to WDTPRG register description, [Table 6-22](#) (SFR0A7h).

Table 6-21. WDTRST Register
WDTRST Address (0A6h)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|-------------|---|---|---|---|---|---|---|
| Reset value | X | X | X | X | X | X | X |

Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.

Table 6-22. WDTPRG Register
WDTPRG Address (0A7h)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|
| T4 | T3 | T2 | T1 | T0 | S2 | S1 | S0 |

| Bit Number | Bit Mnemonic | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----------|-----------|--------------------------|---|---|---|--------------------------------------------------|---|---|---|--------------------------------------------------|---|---|---|--------------------------------------------------|---|---|---|-------------------------------------------------|---|---|---|-------------------------------------------------|---|---|---|-------------------------------------------------|---|---|---|-------------------------------------------------|---|---|---|-------------------------------------------------|
| 7 | T4 | Reserved Do not try to set or clear this bit. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 6 | T3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 5 | T2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4 | T1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3 | T0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2 | S2 | WDT Time-out select bit 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | S1 | WDT Time-out select bit 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | S0 | WDT Time-out select bit 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | <table><tr><td><u>S2</u></td><td><u>S1</u></td><td><u>S0</u></td><td><u>Selected Time-out</u></td></tr><tr><td>0</td><td>0</td><td>0</td><td>$0(2^{14} - 1)$ machine cycles, 16.3 ms @ 12 MHz</td></tr><tr><td>0</td><td>0</td><td>1</td><td>$1(2^{15} - 1)$ machine cycles, 32.7 ms @ 12 MHz</td></tr><tr><td>0</td><td>1</td><td>0</td><td>$0(2^{16} - 1)$ machine cycles, 65.5 ms @ 12 MHz</td></tr><tr><td>0</td><td>1</td><td>1</td><td>$1(2^{17} - 1)$ machine cycles, 131 ms @ 12 MHz</td></tr><tr><td>1</td><td>0</td><td>0</td><td>$0(2^{18} - 1)$ machine cycles, 262 ms @ 12 MHz</td></tr><tr><td>1</td><td>0</td><td>1</td><td>$1(2^{19} - 1)$ machine cycles, 542 ms @ 12 MHz</td></tr><tr><td>1</td><td>1</td><td>0</td><td>$0(2^{20} - 1)$ machine cycles, 1.05 s @ 12 MHz</td></tr><tr><td>1</td><td>1</td><td>1</td><td>$1(2^{21} - 1)$ machine cycles, 2.09 s @ 12 MHz</td></tr></table> | <u>S2</u> | <u>S1</u> | <u>S0</u> | <u>Selected Time-out</u> | 0 | 0 | 0 | $0(2^{14} - 1)$ machine cycles, 16.3 ms @ 12 MHz | 0 | 0 | 1 | $1(2^{15} - 1)$ machine cycles, 32.7 ms @ 12 MHz | 0 | 1 | 0 | $0(2^{16} - 1)$ machine cycles, 65.5 ms @ 12 MHz | 0 | 1 | 1 | $1(2^{17} - 1)$ machine cycles, 131 ms @ 12 MHz | 1 | 0 | 0 | $0(2^{18} - 1)$ machine cycles, 262 ms @ 12 MHz | 1 | 0 | 1 | $1(2^{19} - 1)$ machine cycles, 542 ms @ 12 MHz | 1 | 1 | 0 | $0(2^{20} - 1)$ machine cycles, 1.05 s @ 12 MHz | 1 | 1 | 1 | $1(2^{21} - 1)$ machine cycles, 2.09 s @ 12 MHz |
| <u>S2</u> | <u>S1</u> | <u>S0</u> | <u>Selected Time-out</u> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | $0(2^{14} - 1)$ machine cycles, 16.3 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | $1(2^{15} - 1)$ machine cycles, 32.7 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | $0(2^{16} - 1)$ machine cycles, 65.5 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | $1(2^{17} - 1)$ machine cycles, 131 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | $0(2^{18} - 1)$ machine cycles, 262 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | $1(2^{19} - 1)$ machine cycles, 542 ms @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | $0(2^{20} - 1)$ machine cycles, 1.05 s @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | $1(2^{21} - 1)$ machine cycles, 2.09 s @ 12 MHz | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Reset value XXXX X000

6.8.2 WDT during Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode the user does not need to service the WDT. There are 2 methods of exiting Power-down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the TS80C51Rx2 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service routine.

To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the WDT just before entering powerdown.

In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the TS80C51Rx2 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.

6.9 ONCE™ Mode (ON Chip Emulation)

The ONCE mode facilitates testing and debugging of systems using TS8xC51Rx2 without removing the circuit from the board. The ONCE mode is invoked by driving certain pins of the TS80C51Rx2; the following sequence must be exercised:

- Pull ALE low while the device is in reset (RST high) and $\overline{\text{PSEN}}$ is high.
- Hold ALE low as RST is deactivated.

While the TS80C51Rx2 is in ONCE mode, an emulator or test CPU can be used to drive the circuit Table 26. shows the status of the port pins during ONCE mode.

Normal operation is restored when normal reset is applied.

Table 6-23. External Pin Status during ONCE Mode

| ALE | PSEN | Port 0 | Port 1 | Port 2 | Port 3 | XTAL1/2 |
|--------------|--------------|--------|--------------|--------------|--------------|---------|
| Weak pull-up | Weak pull-up | Float | Weak pull-up | Weak pull-up | Weak pull-up | Active |

$T_A = 0$ to $+70^{\circ}\text{C}$ (commercial temperature range); $V_{SS} = 0$ V; 2.7 V $< V_{CC} < 5.5$ V; -L range.
 $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (industrial temperature range); $V_{SS} = 0$ V; 2.7 V $< V_{CC} < 5.5$ V; -L range.

Table 11-3. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded.

Table 11-3. Load Capacitance versus speed range, in pF

| | -M | -V | -L |
|--------------|-----|----|-----|
| Port 0 | 100 | 50 | 100 |
| Port 1, 2, 3 | 80 | 50 | 80 |
| ALE / PSEN | 100 | 30 | 100 |

Table 11-5., Table 39. and Table 42. give the description of each AC symbols.

Table 11-6., Table 11-8. and Table 11-10. give for each range the AC parameter.

Table 11-7., Table 11-9. and Table 11-11. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-M, -V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:

Table 11-4. Max frequency for derating formula regarding the speed grade

| | -M X1 mode | -M X2 mode | -V X1 mode | -V X2 mode | -L X1 mode | -L X2 mode |
|------------|------------|------------|------------|------------|------------|------------|
| Freq (MHz) | 40 | 20 | 40 | 30 | 30 | 20 |
| T (ns) | 25 | 50 | 25 | 33.3 | 33.3 | 50 |

Example:

T_{LLIV} in X2 mode for a -V part at 20 MHz ($T = 1/20^{E6} = 50$ ns):

$$x = 22 \text{ (Table 11-7.)}$$

$$T = 50\text{ns}$$

$$T_{LLIV} = 2T - x = 2 \times 50 - 22 = 78\text{ns}$$

11.5.2 External Program Memory Characteristics

Table 11-5. Symbol Description

| Symbol | Parameter |
|-------------------|--------------------------------------------------------|
| T | Oscillator clock period |
| T _{LHLL} | ALE pulse width |
| T _{AVLL} | Address Valid to ALE |
| T _{LLAX} | Address Hold After ALE |
| T _{LLIV} | ALE to Valid Instruction In |
| T _{LLPL} | ALE to $\overline{\text{PSEN}}$ |
| T _{PLPH} | $\overline{\text{PSEN}}$ Pulse Width |
| T _{PLIV} | $\overline{\text{PSEN}}$ to Valid Instruction In |
| T _{PXIX} | Input Instruction Hold After $\overline{\text{PSEN}}$ |
| T _{PXIZ} | Input Instruction Float After $\overline{\text{PSEN}}$ |
| T _{PXAV} | $\overline{\text{PSEN}}$ to Address Valid |
| T _{AVIV} | Address to Valid Instruction In |
| T _{PLAZ} | $\overline{\text{PSEN}}$ Low to Address Float |

Table 11-6. AC Parameters for Fix Clock

| Speed | -M 40 MHz | | -V X2 mode 30 MHz 60 MHz equiv. | | -V standard mode 40 MHz | | -L X2 mode 20 MHz 40 MHz equiv. | | -L standard mode 30 MHz | | Units |
|-------------------|--------------|-----|------------------------------------------|-----|----------------------------------|-----|------------------------------------------|-----|----------------------------------|-----|-------|
| | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| T | 25 | | 33 | | 25 | | 50 | | 33 | | ns |
| T _{LHLL} | 40 | | 25 | | 42 | | 35 | | 52 | | ns |
| T _{AVLL} | 10 | | 4 | | 12 | | 5 | | 13 | | ns |
| T _{LLAX} | 10 | | 4 | | 12 | | 5 | | 13 | | ns |
| T _{LLIV} | | 70 | | 45 | | 78 | | 65 | | 98 | ns |
| T _{LLPL} | 15 | | 9 | | 17 | | 10 | | 18 | | ns |
| T _{PLPH} | 55 | | 35 | | 60 | | 50 | | 75 | | ns |
| T _{PLIV} | | 35 | | 25 | | 50 | | 30 | | 55 | ns |
| T _{PXIX} | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| T _{PXIZ} | | 18 | | 12 | | 20 | | 10 | | 18 | ns |
| T _{AVIV} | | 85 | | 53 | | 95 | | 80 | | 122 | ns |
| T _{PLAZ} | | 10 | | 10 | | 10 | | 10 | | 10 | ns |

| Part Number | Memory size | Supply Voltage | Temperature Range | Max Frequency | Package | Packing |
|------------------|--------------------------------|----------------|-------------------|---------------|---------|---------|
| AT80C51RA2-3CSCV | OBSOLETE | | | | | |
| AT80C51RA2-SLSCV | | | | | | |
| AT80C51RA2-RLTCV | | | | | | |
| AT80C51RA2-3CSIV | | | | | | |
| AT80C51RA2-SLSIV | | | | | | |
| AT80C51RA2-RLSIV | | | | | | |
| | | | | | | |
| TS80C51RD2-MCA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-MCB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-MCE | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-MIA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-MIB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-MIE | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LCA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LCB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LCE | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LIA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LIB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-LIE | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VCA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VCB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VCE | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VIA | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VIB | Not recommended use AT87C51RD2 | | | | | |
| TS80C51RD2-VIE | Not recommended use AT87C51RD2 | | | | | |
| | | | | | | |
| AT80C51RD2-3CSUM | Not recommended use AT87C51RD2 | | | | | |
| AT80C51RD2-SLSUM | Not recommended use AT87C51RD2 | | | | | |
| AT80C51RD2-RLTUM | Not recommended use AT87C51RD2 | | | | | |
| AT80C51RD2-3CSUL | Not recommended use AT87C51RD2 | | | | | |
| AT80C51RD2-SLSUL | Not recommended use AT87C51RD2 | | | | | |
| AT80C51RD2-RLTUL | Not recommended use AT87C51RD2 | | | | | |

| Part Number | Memory size | Supply Voltage | Temperature Range | Max Frequency | Package | Packing |
|------------------|---------------|----------------|--------------------|--------------------|---------|---------|
| TS83C51RC2-MCA | OBSOLETE | | | | | |
| TS83C51RC2-MCB | | | | | | |
| TS83C51RC2-MCE | | | | | | |
| TS83C51RC2-MIA | | | | | | |
| TS83C51RC2-MIB | | | | | | |
| TS83C51RC2-MIE | | | | | | |
| TS83C51RC2-LCA | | | | | | |
| TS83C51RC2-LCB | | | | | | |
| TS83C51RC2-LCE | | | | | | |
| TS83C51RC2-LIA | | | | | | |
| TS83C51RC2-LIB | | | | | | |
| TS83C51RC2-LIE | | | | | | |
| TS83C51RC2-VCA | | | | | | |
| TS83C51RC2-VCB | | | | | | |
| TS83C51RC2-VCE | | | | | | |
| TS83C51RC2-VIA | | | | | | |
| TS83C51RC2-VIB | | | | | | |
| TS83C51RC2-VIE | | | | | | |
| AT83C51RC2-3CSUM | ROM 32k Bytes | 5V | Industrial & Green | 40 MHz (20 MHz X2) | PDIL40 | Stick |
| AT83C51RC2-SLSUM | ROM 32k Bytes | 5V | Industrial & Green | 40 MHz (20 MHz X2) | PLCC44 | Stick |
| AT83C51RC2-RLTUM | ROM 32k Bytes | 5V | Industrial & Green | 40 MHz (20 MHz X2) | VQFP44 | Tray |
| AT83C51RC2-3CSUL | ROM 32k Bytes | 3-5V | Industrial & Green | 30 MHz (20 MHz X2) | PDIL40 | Stick |
| AT83C51RC2-SLSUL | ROM 32k Bytes | 3-5V | Industrial & Green | 30 MHz (20 MHz X2) | PLCC44 | Stick |
| AT83C51RC2-RLTUL | ROM 32k Bytes | 3-5V | Industrial & Green | 30 MHz (20 MHz X2) | VQFP44 | Tray |