


Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"




#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 150MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG  |
| Peripherals                | DMA, I <sup>2</sup> S, LCD, LVD, POR, PWM, WDT  |
| Number of I/O              | 128   |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 16K x 8   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 71x16b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 256-LBGA  |
| Supplier Device Package    | 256-MAPPBGA (17x17)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk70fx512vmj15">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk70fx512vmj15</a> |

# Table of Contents

|       |  |    |        |  |    |
|-------|--|----|--------|--|----|
| 1     | Ordering parts.....  | 5  | 5.4.2  | Thermal attributes.....                                    | 26 |
| 1.1   | Determining valid orderable parts.....                       | 5  | 5.5    | Power sequencing.....                                      | 27 |
| 2     | Part identification.....                                     | 5  | 6      | Peripheral operating requirements and behaviors.....       | 27 |
| 2.1   | Description.....   | 5  | 6.1    | Core modules.....  | 27 |
| 2.2   | Format.....  | 5  | 6.1.1  | Debug trace timing specifications.....                     | 27 |
| 2.3   | Fields.....  | 5  | 6.1.2  | JTAG electricals.....                                      | 28 |
| 2.4   | Example.....   | 6  | 6.2    | System modules.....  | 31 |
| 3     | Terminology and guidelines.....                              | 6  | 6.3    | Clock modules.....   | 31 |
| 3.1   | Definition: Operating requirement.....                       | 6  | 6.3.1  | MCG specifications.....                                    | 31 |
| 3.2   | Definition: Operating behavior.....                          | 6  | 6.3.2  | Oscillator electrical specifications.....                  | 34 |
| 3.3   | Definition: Attribute.....                                   | 7  | 6.3.3  | 32 kHz Oscillator Electrical Characteristics.....          | 36 |
| 3.4   | Definition: Rating.....                                      | 7  | 6.4    | Memories and memory interfaces.....                        | 37 |
| 3.5   | Result of exceeding a rating.....                            | 8  | 6.4.1  | Flash (FTFE) electrical specifications.....                | 37 |
| 3.6   | Relationship between ratings and operating requirements..... | 8  | 6.4.2  | EzPort Switching Specifications.....                       | 41 |
| 3.7   | Guidelines for ratings and operating requirements.....       | 8  | 6.4.3  | NFC specifications.....                                    | 42 |
| 3.8   | Definition: Typical value.....                               | 9  | 6.4.4  | DDR controller specifications.....                         | 45 |
| 3.9   | Typical value conditions.....                                | 10 | 6.4.5  | Flexbus Switching Specifications.....                      | 48 |
| 4     | Ratings.....   | 10 | 6.5    | Security and integrity modules.....                        | 50 |
| 4.1   | Thermal handling ratings.....                                | 10 | 6.5.1  | DryIce Tamper Electrical Specifications.....               | 50 |
| 4.2   | Moisture handling ratings.....                               | 11 | 6.6    | Analog.....  | 51 |
| 4.3   | ESD handling ratings.....                                    | 11 | 6.6.1  | ADC electrical specifications.....                         | 51 |
| 4.4   | Voltage and current operating ratings.....                   | 11 | 6.6.2  | CMP and 6-bit DAC electrical specifications.....           | 59 |
| 5     | General.....   | 12 | 6.6.3  | 12-bit DAC electrical characteristics.....                 | 61 |
| 5.1   | AC electrical characteristics.....                           | 12 | 6.6.4  | Voltage reference electrical specifications.....           | 64 |
| 5.2   | Nonswitching electrical specifications.....                  | 12 | 6.7    | Timers.....  | 65 |
| 5.2.1 | Voltage and current operating requirements.....              | 12 | 6.8    | Communication interfaces.....                              | 65 |
| 5.2.2 | LVD and POR operating requirements.....                      | 14 | 6.8.1  | Ethernet switching specifications.....                     | 65 |
| 5.2.3 | Voltage and current operating behaviors.....                 | 15 | 6.8.2  | USB electrical specifications.....                         | 67 |
| 5.2.4 | Power mode transition operating behaviors.....               | 17 | 6.8.3  | USB DCD electrical specifications.....                     | 67 |
| 5.2.5 | Power consumption operating behaviors.....                   | 18 | 6.8.4  | USB VREG electrical specifications.....                    | 68 |
| 5.2.6 | EMC radiated emissions operating behaviors.....              | 22 | 6.8.5  | ULPI timing specifications.....                            | 68 |
| 5.2.7 | Designing with radiated emissions in mind.....               | 23 | 6.8.6  | CAN switching specifications.....                          | 69 |
| 5.2.8 | Capacitance attributes.....                                  | 23 | 6.8.7  | DSPI switching specifications (limited voltage range)..... | 70 |
| 5.3   | Switching specifications.....                                | 23 | 6.8.8  | DSPI switching specifications (full voltage range).....    | 71 |
| 5.3.1 | Device clock specifications.....                             | 23 | 6.8.9  | I2C switching specifications.....                          | 73 |
| 5.3.2 | General switching specifications.....                        | 24 | 6.8.10 | UART switching specifications.....                         | 73 |
| 5.4   | Thermal specifications.....                                  | 26 | 6.8.11 | SDHC specifications.....                                   | 73 |
| 5.4.1 | Thermal operating requirements.....                          | 26 |        |  |    |

## Ratings



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol          | Description          | Value | Unit |
|-----------------|----------------------|-------|------|
| T <sub>A</sub>  | Ambient temperature  | 25    | °C   |
| V <sub>DD</sub> | 3.3 V supply voltage | 3.3   | V    |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | -55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## General

- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description  | Min. | Max. | Unit    | Notes |
|-----------|--|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | 300  | $\mu s$ | 1     |
|           | • VLLS1 → RUN  | —    | 160  | $\mu s$ |       |
|           | • VLLS2 → RUN  | —    | 114  | $\mu s$ |       |
|           | • VLLS3 → RUN  | —    | 114  | $\mu s$ |       |
|           | • LLS → RUN  | —    | 5.0  | $\mu s$ |       |
|           | • VLPS → RUN   | —    | 5    | $\mu s$ |       |
|           | • STOP → RUN   | —    | 4.8  | $\mu s$ |       |

1. Normal boot (FTFE\_FOFT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description   | Min. | Typ. | Max.     | Unit | Notes |
|----------------|---|------|------|----------|------|-------|
| $I_{DDA}$      | Analog supply current   | —    | —    | See note | mA   | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash  |      |      |          |      | 2     |
|                | • @ 1.8V  | —    | 59.6 | 180      | mA   |       |
|                | • @ 3.0V  | —    | 59.6 | 185      | mA   |       |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash   |      |      |          |      | 3     |
|                | • @ 1.8V  | —    | 89.9 | 205      | mA   |       |
|                | • @ 3.0V  | —    | 89.9 | 210      | mA   |       |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled    | —    | 40.9 | 95       | mA   | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | —    | 19.6 | 65       | mA   | 4     |

Table continues on the next page...

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.freescale.com](http://www.freescale.com).
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

Table 8. Capacitance attributes

| Symbol            | Description                          | Min. | Max. | Unit |
|-------------------|--------------------------------------|------|------|------|
| $C_{IN\_A}$       | Input capacitance: analog pins       | —    | 7    | pF   |
| $C_{IN\_D}$       | Input capacitance: digital pins      | —    | 7    | pF   |
| $C_{IN\_D\_io60}$ | Input capacitance: fast digital pins | —    | 9    | pF   |

## 5.3 Switching specifications

### 5.3.1 Device clock specifications

Table 9. Device clock specifications

| Symbol                 | Description  | Min. | Max. | Unit | Notes |
|------------------------|--|------|------|------|-------|
| Normal run mode        |  |      |      |      |       |
| $f_{SYS}$              | System and core clock  | —    | 150  | MHz  |       |
| $f_{SYS\_USBFS}$       | System and core clock when Full Speed USB in operation   | 20   | —    | MHz  |       |
| $f_{SYS\_USBHS}$       | System and core clock when High Speed USB in operation   | 60   | —    | MHz  |       |
| $f_{ENET}$             | System and core clock when ethernet in operation <ul style="list-style-type: none"> <li>• 10 Mbps</li> <li>• 100 Mbps</li> </ul> | 5    | —    | MHz  |       |
|                        |  | 50   | —    |      |       |
| $f_{BUS}$              | Bus clock  | —    | 75   | MHz  |       |
| FB_CLK                 | FlexBus clock  | —    | 50   | MHz  |       |
| $f_{FLASH}$            | Flash clock  | —    | 25   | MHz  |       |
| $f_{DDR}$              | DDR clock  | —    | 150  | MHz  |       |
| $f_{LPTMR}$            | LPTMR clock  | —    | 25   | MHz  |       |
| VLPR mode <sup>1</sup> |  |      |      |      |       |

Table continues on the next page...

2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 5.5 Power sequencing

Voltage supplies must be sequenced in the proper order to avoid damaging internal diodes. There is no limit on how long after one supply powers up before the next supply must power up. Note that  $V_{DD}$  and  $V_{DD\_INT}$  can use the same power source.

The power-up sequence is:

1.  $V_{DD}$
2.  $V_{DD\_INT}$
3.  $V_{DDA}$
4.  $V_{DD\_DDR}$

The power-down sequence is the reverse:

1.  $V_{DD\_DDR}$
2.  $V_{DDA}$
3.  $V_{DD\_INT}$
4.  $V_{DD}$

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

| Symbol    | Description     | Min.                | Max. | Unit |
|-----------|-----------------|---------------------|------|------|
| $T_{cyc}$ | Clock period    | Frequency dependent |      | MHz  |
| $T_{wl}$  | Low pulse width | 2                   | —    | ns   |

Table continues on the next page...

**Table 13. JTAG limited voltage range electricals (continued)**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
| J4     | TCLK rise and fall times                           | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise | 2.4  | —    | ns   |
| J7     | TCLK low to boundary scan output data valid        | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z            | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise        | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise      | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid                         | —    | 17   | ns   |
| J12    | TCLK low to TDO high-Z                             | —    | 17   | ns   |
| J13    | TRST assert time                                   | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high            | 8    | —    | ns   |

**Table 14. JTAG full voltage range electricals**

| Symbol | Description  | Min.             | Max.           | Unit           |
|--------|--|------------------|----------------|----------------|
|        | Operating voltage  | 1.71             | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0<br>0<br>0      | 10<br>20<br>40 | MHz            |
| J2     | TCLK cycle period  | 1/J1             | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50<br>25<br>12.5 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times   | —                | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise   | 20               | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise   | 2.4              | —              | ns             |
| J7     | TCLK low to boundary scan output data valid  | —                | 25             | ns             |
| J8     | TCLK low to boundary scan output high-Z  | —                | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise  | 8                | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise  | 1.4              | —              | ns             |
| J11    | TCLK low to TDO data valid   | —                | 22.1           | ns             |
| J12    | TCLK low to TDO high-Z   | —                | 22.1           | ns             |
| J13    | TRST assert time   | 100              | —              | ns             |
| J14    | TRST setup time (negation) to TCLK high  | 8                | —              | ns             |

## 6.3.1 MCG specifications

**Table 15. MCG specifications**

| Symbol                   | Description  | Min.   | Typ.      | Max.      | Unit        | Notes |      |
|--------------------------|--|--|-----------|-----------|-------------|-------|------|
| $f_{ints\_ft}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           | —  | 32.768    | —         | kHz         |       |      |
| $f_{ints\_t}$            | Internal reference frequency (slow clock) — user trimmed   | 31.25  | —         | 39.0625   | kHz         |       |      |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | —  | $\pm 0.3$ | $\pm 0.6$ | % $f_{dco}$ | 1     |      |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        | —  | $\pm 0.2$ | $\pm 0.5$ | % $f_{dco}$ | 1     |      |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                           | —  | $\pm 7$   | —         | % $f_{dco}$ | 1     |      |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     | —  | $\pm 4.5$ | —         | % $f_{dco}$ | 1     |      |
| $f_{intf\_ft}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            |  |           | 4         | MHz         |       |      |
| $f_{intf\_t}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              | 3  | —         | 5         | MHz         |       |      |
| $f_{loc\_low}$           | Loss of external clock minimum frequency — RANGE = 00  | $(3/5) \times f_{ints\_t}$                             | —         | —         | kHz         |       |      |
| $f_{loc\_high}$          | Loss of external clock minimum frequency — RANGE = 01, 10, or 11   | $(16/5) \times f_{ints\_t}$                            | —         | —         | kHz         |       |      |
| FLL                      |  |  |           |           |             |       |      |
| $f_{fill\_ref}$          | FLL reference frequency range  | 31.25  | —         | 39.0625   | kHz         |       |      |
| $f_{dco}$                | DCO output frequency range   | Low range (DRS=00)<br>$640 \times f_{fill\_ref}$       | 20        | 20.97     | 25          | MHz   | 2, 3 |
|                          |  | Mid range (DRS=01)<br>$1280 \times f_{fill\_ref}$      | 40        | 41.94     | 50          | MHz   |      |
|                          |  | Mid-high range (DRS=10)<br>$1920 \times f_{fill\_ref}$ | 60        | 62.91     | 75          | MHz   |      |
|                          |  | High range (DRS=11)<br>$2560 \times f_{fill\_ref}$     | 80        | 83.89     | 100         | MHz   |      |
| $f_{dco\_t\_DMX32}$      | DCO output frequency   | Low range (DRS=00)<br>$732 \times f_{fill\_ref}$       | —         | 23.99     | —           | MHz   | 4, 5 |
|                          |  | Mid range (DRS=01)<br>$1464 \times f_{fill\_ref}$      | —         | 47.97     | —           | MHz   |      |
|                          |  | Mid-high range (DRS=10)<br>$2197 \times f_{fill\_ref}$ | —         | 71.99     | —           | MHz   |      |
|                          |  | High range (DRS=11)<br>$2929 \times f_{fill\_ref}$     | —         | 95.98     | —           | MHz   |      |

Table continues on the next page...



**Table 16. Oscillator DC electrical specifications (continued)**

| Symbol                       | Description  | Min. | Typ.            | Max. | Unit | Notes |
|------------------------------|--|------|-----------------|------|------|-------|
| R <sub>S</sub>               | Series resistor — low-frequency, low-power mode (HGO=0)  | —    | —               | —    | kΩ   |       |
|                              | Series resistor — low-frequency, high-gain mode (HGO=1)  | —    | 200             | —    | kΩ   |       |
|                              | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —               | —    | kΩ   |       |
|                              | Series resistor — high-frequency, high-gain mode (HGO=1)   | —    | 0               | —    | kΩ   |       |
| V <sub>pp</sub> <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | V <sub>DD</sub> | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | V <sub>DD</sub> | —    | V    |       |

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3. C<sub>x</sub>,C<sub>y</sub> can be provided by using either the integrated capacitors or by using external components.
4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

**Table 17. Oscillator frequency specifications**

| Symbol                | Description   | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|---|------|------|------|------|-------|
| f <sub>osc_lo</sub>   | Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |       |
| f <sub>osc_hi_1</sub> | Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  | 1     |
| f <sub>osc_hi_2</sub> | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |       |
| f <sub>ec_extal</sub> | Input clock frequency (external clock mode)   | —    | —    | 60   | MHz  | 2, 3  |
| t <sub>dc_extal</sub> | Input clock duty cycle (external clock mode)  | 40   | 50   | 60   | %    |       |

Table continues on the next page...

**Table 17. Oscillator frequency specifications (continued)**

| Symbol           | Description  | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|------|------|------|-------|
| t <sub>cst</sub> | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                    | —    | 1000 | —    | ms   | 4, 5  |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                    | —    | 500  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0) | —    | 0.6  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1) | —    | 1    | —    | ms   |       |

- Frequencies less than 8 MHz are not in the PLL range.
- Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

**NOTE**

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

**6.3.3 32 kHz Oscillator Electrical Characteristics**

This section describes the module electrical characteristics.


**6.3.3.1 32 kHz oscillator DC electrical specifications****Table 18. 32kHz oscillator DC electrical specifications**

| Symbol                       | Description                                   | Min. | Typ. | Max. | Unit |
|------------------------------|---|------|------|------|------|
| V <sub>BAT</sub>             | Supply voltage                                | 1.71 | —    | 3.6  | V    |
| R <sub>F</sub>               | Internal feedback resistor                    | —    | 100  | —    | MΩ   |
| C <sub>para</sub>            | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF   |
| V <sub>pp</sub> <sup>1</sup> | Peak-to-peak amplitude of oscillation         | —    | 0.6  | —    | V    |

- When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

**Table 24. EzPort switching specifications (continued)**

| Num  | Description  | Min.                   | Max.        | Unit |
|------|--|------------------------|-------------|------|
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | $2 \times t_{EZP\_CK}$ | —           | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                      | —           | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                      | 16          | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                      | —           | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                      | 12          | ns   |



**Figure 11. EzPort Timing Diagram**

### 6.4.3 NFC specifications

The NAND flash controller (NFC) implements the interface to standard NAND flash memory devices. This section describes the timing parameters of the NFC.

In the following table:

- $T_H$  is the flash clock high time and
- $T_L$  is flash clock low time,




Figure 19. DDR read timing, DQ vs. DQS

### 6.4.5 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 27. Flexbus limited voltage range switching specifications

| Num | Description   | Min. | Max.   | Unit | Notes |
|-----|---|------|--------|------|-------|
|     | Operating voltage                                     | 2.7  | 3.6    | V    |       |
|     | Frequency of operation                                | —    | FB_CLK | MHz  |       |
| FB1 | Clock period  | 20   | —      | ns   |       |
| FB2 | Address, data, and control output valid               | —    | 11.5   | ns   | 1     |
| FB3 | Address, data, and control output hold                | 0.5  | —      | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_T\bar{A}}}$ input setup | 8.5  | —      | ns   | 2     |
| FB5 | Data and $\overline{\text{FB\_T\bar{A}}}$ input hold  | 0.5  | —      | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWE}n}$ ,  $\overline{\text{FB\_CS}n}$ ,  $\overline{\text{FB\_OE}}$ , FB\_R/W,  $\overline{\text{FB\_TBST}}$ , FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_T\bar{A}}}$ .

Table 28. Flexbus full voltage range switching specifications

| Num | Description                             | Min.     | Max.   | Unit | Notes |
|-----|---|----------|--------|------|-------|
|     | Operating voltage                       | 1.71     | 3.6    | V    |       |
|     | Frequency of operation                  | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                            | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid | —        | 13.5   | ns   | 1     |
| FB3 | Address, data, and control output hold  | 0        | —      | ns   | 1     |

Table continues on the next page...

## 6.6 Analog

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 29](#) and [Table 30](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

The ADCx\_DP2 and ADCx\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in [Table 31](#) and [Table 32](#).

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 6.6.1.1 16-bit ADC operating conditions

**Table 29. 16-bit ADC operating conditions**

| Symbol            | Description                    | Conditions  | Min.                                   | Typ. <sup>1</sup> | Max.  | Unit | Notes |
|-------------------|--------------------------------|---|--|-------------------|---|------|-------|
| V <sub>DDA</sub>  | Supply voltage                 | Absolute  | 1.71                                   | —                 | 3.6   | V    |       |
| ΔV <sub>DDA</sub> | Supply voltage                 | Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )                                       | -100                                   | 0                 | +100  | mV   | 2     |
| ΔV <sub>SSA</sub> | Ground voltage                 | Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )                                      | -100                                   | 0                 | +100  | mV   | 2     |
| V <sub>REFH</sub> | ADC reference voltage high     |   | 1.13                                   | V <sub>DDA</sub>  | V <sub>DDA</sub>                                  | V    |       |
| V <sub>REFL</sub> | ADC reference voltage low      |   | V <sub>SSA</sub>                       | V <sub>SSA</sub>  | V <sub>SSA</sub>                                  | V    |       |
| V <sub>ADIN</sub> | Input voltage                  | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul> | V <sub>REFL</sub><br>V <sub>REFL</sub> | —<br>—            | 31/32 *<br>V <sub>REFH</sub><br>V <sub>REFH</sub> | V    |       |
| V <sub>ADIN</sub> | Input voltage                  |   | V <sub>REFL</sub>                      | —                 | V <sub>REFH</sub>                                 | V    |       |
| C <sub>ADIN</sub> | Input capacitance              | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-/10-/12-bit modes</li> </ul>          | —<br>—                                 | 8<br>4            | 10<br>5   | pF   |       |
| R <sub>ADIN</sub> | Input resistance               |   | —                                      | 2                 | 5   | kΩ   |       |
| R <sub>AS</sub>   | Analog source resistance       | 13-/12-bit modes<br>f <sub>ADCK</sub> < 4 MHz   | —                                      | —                 | 5   | kΩ   | 3     |
| f <sub>ADCK</sub> | ADC conversion clock frequency | ≤ 13-bit mode   | 1.0                                    | —                 | 18.0  | MHz  | 4     |
| f <sub>ADCK</sub> | ADC conversion clock frequency | 16-bit mode   | 2.0                                    | —                 | 12.0  | MHz  | 4     |

Table continues on the next page...

## 6.6.1.2 16-bit ADC electrical characteristics

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Symbol         | Description                     | Conditions <sup>1</sup>                       | Min.               | Typ. <sup>2</sup> | Max.                         | Unit             | Notes                     |
|----------------|---------------------------------|---|--------------------|-------------------|------------------------------|------------------|---------------------------|
| $I_{DDA\_ADC}$ | Supply current                  |   | 0.215              | —                 | 1.7                          | mA               | 3                         |
| $f_{ADACK}$    | ADC asynchronous clock source   | • ADLPC = 1, ADHSC = 0                        | 1.2                | 2.4               | 3.9                          | MHz              | $t_{ADACK} = 1/f_{ADACK}$ |
|                |                                 | • ADLPC = 1, ADHSC = 1                        | 2.4                | 4.0               | 6.1                          | MHz              |                           |
|                |                                 | • ADLPC = 0, ADHSC = 0                        | 3.0                | 5.2               | 7.3                          | MHz              |                           |
|                |                                 | • ADLPC = 0, ADHSC = 1                        | 4.4                | 6.2               | 9.5                          | MHz              |                           |
|                | Sample Time                     | See Reference Manual chapter for sample times |                    |                   |                              |                  |                           |
| TUE            | Total unadjusted error          | • 12-bit modes<br>• <12-bit modes             | —<br>—             | ±4<br>±1.4        | ±6.8<br>±2.1                 | LSB <sup>4</sup> | 5                         |
| DNL            | Differential non-linearity      | • 12-bit modes<br>• <12-bit modes             | —<br>—             | ±0.7<br>±0.2      | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup> | 5                         |
| INL            | Integral non-linearity          | • 12-bit modes<br>• <12-bit modes             | —<br>—             | ±1.0<br>±0.5      | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup> | 5                         |
| $E_{FS}$       | Full-scale error                | • 12-bit modes<br>• <12-bit modes             | —<br>—             | -4<br>-1.4        | -5.4<br>-1.8                 | LSB <sup>4</sup> | $V_{ADIN} = V_{DDA}$<br>5 |
| $E_Q$          | Quantization error              | • 16-bit modes<br>• ≤13-bit modes             | —<br>—             | -1 to 0<br>—      | —<br>±0.5                    | LSB <sup>4</sup> |                           |
| ENOB           | Effective number of bits        | 16-bit differential mode                      |                    |                   |                              |                  | 6                         |
|                |                                 | • Avg = 32                                    | 12.8               | 14.5              | —                            | bits             |                           |
|                |                                 | • Avg = 4                                     | 11.9               | 13.8              | —                            | bits             |                           |
|                |                                 | 16-bit single-ended mode                      |                    |                   |                              |                  |                           |
| • Avg = 32     | 12.2                            | 13.9  | —                  | bits              |                              |                  |                           |
| • Avg = 4      | 11.4                            | 13.1  | —                  | bits              |                              |                  |                           |
| SINAD          | Signal-to-noise plus distortion | See ENOB                                      | 6.02 × ENOB + 1.76 |                   |                              | dB               |                           |
| THD            | Total harmonic distortion       | 16-bit differential mode                      |                    |                   |                              |                  | 7                         |
|                |                                 | • Avg = 32                                    | —                  | -94               | —                            | dB               |                           |
|                |                                 | 16-bit single-ended mode                      |                    |                   |                              |                  |                           |
|                |                                 | • Avg = 32                                    | —                  | -85               | —                            | dB               |                           |

Table continues on the next page...

**Table 32. 16-bit ADC with PGA characteristics (continued)**

| Symbol               | Description                             | Conditions  | Min.   | Typ. <sup>1</sup>  | Max.  | Unit   | Notes   |
|----------------------|---|---|--|--|---|--|---|
| E <sub>IL</sub>      | Input leakage error                     | All modes   | $I_{in} \times R_{AS}$   |  |   | mV   | I <sub>in</sub> = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
| V <sub>PP,DIFF</sub> | Maximum differential input signal swing |   | $\left(\frac{(\min(V_X, V_{DDA}-V_X)-0.2) \times 4}{\text{Gain}}\right)$<br>where V <sub>X</sub> = V <sub>REFPGA</sub> × 0.583 |  |   | V  | 6   |
| SNR                  | Signal-to-noise ratio                   | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>   | 80<br>52   | 90<br>66   | —<br>—  | dB<br>dB   | 16-bit differential mode, Average=32  |
| THD                  | Total harmonic distortion               | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>   | 85<br>49   | 100<br>95  | —<br>—  | dB<br>dB   | 16-bit differential mode, Average=32, f <sub>in</sub> =100Hz                                    |
| SFDR                 | Spurious free dynamic range             | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>   | 85<br>53   | 105<br>88  | —<br>—  | dB<br>dB   | 16-bit differential mode, Average=32, f <sub>in</sub> =100Hz                                    |
| ENOB                 | Effective number of bits                | <ul style="list-style-type: none"> <li>Gain=1, Average=4</li> <li>Gain=1, Average=8</li> <li>Gain=64, Average=4</li> <li>Gain=64, Average=8</li> <li>Gain=1, Average=32</li> <li>Gain=2, Average=32</li> <li>Gain=4, Average=32</li> <li>Gain=8, Average=32</li> <li>Gain=16, Average=32</li> <li>Gain=32, Average=32</li> <li>Gain=64, Average=32</li> </ul> | 11.6<br>8.0<br>7.2<br>6.3<br>12.8<br>11.0<br>7.9<br>7.3<br>6.8<br>6.8<br>7.5   | 13.4<br>13.6<br>9.6<br>9.6<br>14.5<br>14.3<br>13.8<br>13.1<br>12.5<br>11.5<br>10.6 | —<br>—<br>—<br>—<br>—<br>—<br>—<br>—<br>—<br>—<br>— | bits<br>bits<br>bits<br>bits<br>bits<br>bits<br>bits<br>bits<br>bits<br>bits<br>bits | 16-bit differential mode, f <sub>in</sub> =100Hz  |
| SINAD                | Signal-to-noise plus distortion ratio   | See ENOB  | 6.02 × ENOB + 1.76   |  |   | dB   |   |

1. Typical values assume V<sub>DDA</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub> = 6MHz unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
4. Gain = 2<sup>PGAG</sup>
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.




Figure 27. Typical INL error vs. digital code



## 6.8.1 Ethernet switching specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

### 6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

**Table 40. MII signal switching specifications**

| Symbol | Description                           | Min. | Max. | Unit         |
|--------|---------------------------------------|------|------|--------------|
| —      | RXCLK frequency                       | —    | 25   | MHz          |
| MII1   | RXCLK pulse width high                | 35%  | 65%  | RXCLK period |
| MII2   | RXCLK pulse width low                 | 35%  | 65%  | RXCLK period |
| MII3   | RXD[3:0], RXDV, RXER to RXCLK setup   | 5    | —    | ns           |
| MII4   | RXCLK to RXD[3:0], RXDV, RXER hold    | 5    | —    | ns           |
| —      | TXCLK frequency                       | —    | 25   | MHz          |
| MII5   | TXCLK pulse width high                | 35%  | 65%  | TXCLK period |
| MII6   | TXCLK pulse width low                 | 35%  | 65%  | TXCLK period |
| MII7   | TXCLK to TXD[3:0], TXEN, TXER invalid | 2    | —    | ns           |
| MII8   | TXCLK to TXD[3:0], TXEN, TXER valid   | —    | 25   | ns           |




**Figure 29. MII transmit signal timing diagram**

**Table 47. Master mode DSPI timing (full voltage range) (continued)**

| Num | Description                         | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------|
| DS2 | DSPI_SCK output high/low time       | $(t_{SCK/2}) - 4$        | $(t_{SCK/2}) + 4$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                        | 10                | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | -4.5                     | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 20.5                     | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                        | —                 | ns   |       |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 34. DSPI classic SPI timing — master mode**

**Table 48. Slave mode DSPI timing (full voltage range)**

| Num  | Description  | Min.               | Max.              | Unit |
|------|--|--------------------|-------------------|------|
|      | Operating voltage                                      | 1.71               | 3.6               | V    |
|      | Frequency of operation                                 | —                  | 7.5               | MHz  |
| DS9  | DSPI_SCK input cycle time                              | $8 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time                           | $(t_{SCK/2}) - 4$  | $(t_{SCK/2}) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                            | —                  | 20                | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                          | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                       | 2                  | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                        | 7                  | —                 | ns   |
| DS15 | $\overline{DSPI\_SS}$ active to DSPI_SOUT driven       | —                  | 19                | ns   |
| DS16 | $\overline{DSPI\_SS}$ inactive to DSPI_SOUT not driven | —                  | 19                | ns   |

## Pinout

| 256 MAP BGA | Pin Name                                       | Default  | ALT0   | ALT1             | ALT2      | ALT3        | ALT4         | ALT5     | ALT6        | ALT7        | EzPort |
|-------------|--|--|--|------------------|-----------|-------------|--------------|----------|-------------|-------------|--------|
| F2          | PTE1/<br>LLWU_P0                               | ADC1_SE5a                                      | ADC1_SE5a                                      | PTE1/<br>LLWU_P0 | SPI1_SOUT | UART1_RX    | SDHC0_D0     | GLCD_D1  | I2C1_SCL    | SPI1_SIN    |        |
| F3          | PTE2/<br>LLWU_P1                               | ADC1_SE6a                                      | ADC1_SE6a                                      | PTE2/<br>LLWU_P1 | SPI1_SCK  | UART1_CTS_b | SDHC0_DCLK   | GLCD_D2  |             |             |        |
| G2          | PTE3   | ADC1_SE7a                                      | ADC1_SE7a                                      | PTE3             | SPI1_SIN  | UART1_RTS_b | SDHC0_CMD    | GLCD_D3  |             | SPI1_SOUT   |        |
| G7          | VDD  | VDD  | VDD  |                  |           |             |              |          |             |             |        |
| H7          | VDDINT   | VDDINT   | VDDINT   |                  |           |             |              |          |             |             |        |
| H8          | VSS  | VSS  | VSS  |                  |           |             |              |          |             |             |        |
| F1          | PTF17  | DISABLED                                       |  | PTF17            | SPI2_SCK  | FTM0_CH4    | UART0_RX     | GLCD_D13 |             |             |        |
| G1          | PTF18  | DISABLED                                       |  | PTF18            | SPI2_SOUT | FTM1_CH0    | UART0_TX     | GLCD_D14 |             |             |        |
| G3          | PTE4/<br>LLWU_P2                               | DISABLED                                       |  | PTE4/<br>LLWU_P2 | SPI1_PCS0 | UART3_TX    | SDHC0_D3     | GLCD_D4  |             |             |        |
| G4          | PTE5   | DISABLED                                       |  | PTE5             | SPI1_PCS2 | UART3_RX    | SDHC0_D2     | GLCD_D5  | FTM3_CH0    |             |        |
| H2          | PTE6   | DISABLED                                       |  | PTE6             | SPI1_PCS3 | UART3_CTS_b | I2S0_MCLK    | GLCD_D6  | FTM3_CH1    | USB_SOF_OUT |        |
| H1          | PTF19  | DISABLED                                       |  | PTF19            | SPI2_SIN  | FTM1_CH1    | UART5_RX     | GLCD_D15 |             |             |        |
| H5          | PTF20  | DISABLED                                       |  | PTF20            | SPI2_PCS1 | FTM2_CH0    | UART5_TX     | GLCD_D16 |             |             |        |
| H3          | PTE7   | DISABLED                                       |  | PTE7             |           | UART3_RTS_b | I2S0_RXD0    | GLCD_D7  | FTM3_CH2    |             |        |
| H4          | PTE8   | ADC2_SE16                                      | ADC2_SE16                                      | PTE8             | I2S0_RXD1 | UART5_TX    | I2S0_RX_FS   | GLCD_D8  | FTM3_CH3    |             |        |
| J1          | PTE9   | ADC2_SE17                                      | ADC2_SE17                                      | PTE9             | I2S0_TXD1 | UART5_RX    | I2S0_RX_BCLK | GLCD_D9  | FTM3_CH4    |             |        |
| J2          | PTE10  | DISABLED                                       |  | PTE10            |           | UART5_CTS_b | I2S0_TXD0    | GLCD_D10 | FTM3_CH5    |             |        |
| K1          | PTE11  | ADC3_SE16                                      | ADC3_SE16                                      | PTE11            |           | UART5_RTS_b | I2S0_TX_FS   | GLCD_D11 | FTM3_CH6    |             |        |
| K3          | PTE12  | ADC3_SE17                                      | ADC3_SE17                                      | PTE12            |           |             | I2S0_TX_BCLK | GLCD_D12 | FTM3_CH7    |             |        |
| G8          | VDD  | VDD  | VDD  |                  |           |             |              |          |             |             |        |
| H9          | VSS  | VSS  | VSS  |                  |           |             |              |          |             |             |        |
| J3          | PTE16  | ADC0_SE4a                                      | ADC0_SE4a                                      | PTE16            | SPI0_PCS0 | UART2_TX    | FTM_CLKIN0   |          | FTM0_FLT3   |             |        |
| K2          | PTE17  | ADC0_SE5a                                      | ADC0_SE5a                                      | PTE17            | SPI0_SCK  | UART2_RX    | FTM_CLKIN1   |          | LPTMR0_ALT3 |             |        |
| L4          | PTE18  | ADC0_SE6a                                      | ADC0_SE6a                                      | PTE18            | SPI0_SOUT | UART2_CTS_b | I2C0_SDA     |          |             |             |        |
| M3          | PTE19  | ADC0_SE7a                                      | ADC0_SE7a                                      | PTE19            | SPI0_SIN  | UART2_RTS_b | I2C0_SCL     |          | CMP3_OUT    |             |        |
| L2          | VSS  | VSS  | VSS  |                  |           |             |              |          |             |             |        |
| M1          | USB0_DP  | USB0_DP  | USB0_DP  |                  |           |             |              |          |             |             |        |
| M2          | USB0_DM  | USB0_DM  | USB0_DM  |                  |           |             |              |          |             |             |        |
| L1          | VOUT33   | VOUT33   | VOUT33   |                  |           |             |              |          |             |             |        |
| L3          | VREGIN   | VREGIN   | VREGIN   |                  |           |             |              |          |             |             |        |
| N1          | PGA2_DP/<br>ADC2_DP0/<br>ADC3_DP3/<br>ADC0_DP1 | PGA2_DP/<br>ADC2_DP0/<br>ADC3_DP3/<br>ADC0_DP1 | PGA2_DP/<br>ADC2_DP0/<br>ADC3_DP3/<br>ADC0_DP1 |                  |           |             |              |          |             |             |        |
| N2          | PGA2_DM/<br>ADC2_DM0/<br>ADC3_DM3/<br>ADC0_DM1 | PGA2_DM/<br>ADC2_DM0/<br>ADC3_DM3/<br>ADC0_DM1 | PGA2_DM/<br>ADC2_DM0/<br>ADC3_DM3/<br>ADC0_DM1 |                  |           |             |              |          |             |             |        |

| 256<br>MAP<br>BGA | Pin Name | Default  | ALT0 | ALT1     | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|-------------------|----------|----------|------|----------|------|------|------|------|------|------|--------|
| C3                | DDR_DQ12 | DISABLED |      | DDR_DQ12 |      |      |      |      |      |      |        |
| B8                | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| A12               | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| C4                | DDR_DQ13 | DISABLED |      | DDR_DQ13 |      |      |      |      |      |      |        |
| B3                | DDR_DQ14 | DISABLED |      | DDR_DQ14 |      |      |      |      |      |      |        |
| A2                | DDR_DQ15 | DISABLED |      | DDR_DQ15 |      |      |      |      |      |      |        |
| A3                | DDR_DM1  | DISABLED |      | DDR_DM1  |      |      |      |      |      |      |        |
| E8                | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| B12               | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| A16               | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| C6                | DDR_VREF | DDR_VREF |      | DDR_VREF |      |      |      |      |      |      |        |
| C5                | DDR_DQ0  | DISABLED |      | DDR_DQ0  |      |      |      |      |      |      |        |
| B4                | DDR_DQ1  | DISABLED |      | DDR_DQ1  |      |      |      |      |      |      |        |
| A4                | DDR_DQ2  | DISABLED |      | DDR_DQ2  |      |      |      |      |      |      |        |
| C16               | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| C7                | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| B6                | DDR_DQ3  | DISABLED |      | DDR_DQ3  |      |      |      |      |      |      |        |
| D6                | DDR_DQ4  | DISABLED |      | DDR_DQ4  |      |      |      |      |      |      |        |
| A6                | DDR_DQ5  | DISABLED |      | DDR_DQ5  |      |      |      |      |      |      |        |
| A7                | DDR_ODT  | DISABLED |      | DDR_ODT  |      |      |      |      |      |      |        |
| E11               | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| D2                | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| C9                | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| B7                | DDR_DQ6  | DISABLED |      | DDR_DQ6  |      |      |      |      |      |      |        |
| A8                | DDR_DQ7  | DISABLED |      | DDR_DQ7  |      |      |      |      |      |      |        |
| C8                | DDR_DQS0 | DISABLED |      | DDR_DQS0 |      |      |      |      |      |      |        |
| D9                | DDR_DM0  | DISABLED |      | DDR_DM0  |      |      |      |      |      |      |        |
| D4                | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| C14               | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| A9                | DDR_BA0  | DISABLED |      | DDR_BA0  |      |      |      |      |      |      |        |
| B10               | DDR_BA1  | DISABLED |      | DDR_BA1  |      |      |      |      |      |      |        |
| B9                | DDR_BA2  | DISABLED |      | DDR_BA2  |      |      |      |      |      |      |        |
| A10               | DDR_CKB  | DISABLED |      | DDR_CKB  |      |      |      |      |      |      |        |
| A11               | DDR_CK   | DISABLED |      | DDR_CK   |      |      |      |      |      |      |        |
| D7                | DDR_VDD  | DDR_VDD  |      | DDR_VDD  |      |      |      |      |      |      |        |
| D8                | DDR_VSS  | DDR_VSS  |      | DDR_VSS  |      |      |      |      |      |      |        |
| D10               | DDR_A0   | DISABLED |      | DDR_A0   |      |      |      |      |      |      |        |
| C11               | DDR_A1   | DISABLED |      | DDR_A1   |      |      |      |      |      |      |        |
| B11               | DDR_A2   | DISABLED |      | DDR_A2   |      |      |      |      |      |      |        |
| C12               | DDR_A3   | DISABLED |      | DDR_A3   |      |      |      |      |      |      |        |

**Table 62. Revision History**

| <b>Rev. No.</b> | <b>Date</b> | <b>Substantial Changes</b> |
|-----------------|-------------|----------------------------|
| 3               | 3/2012      | Initial public release     |
| 4               | 10/2012     | Replaced TBDs throughout.  |