

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	255-BBGA, FCBGA
Supplier Device Package	255-FCPBGA (21x21)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc745bvt300le">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc745bvt300le</a>

## 2 Features

This section summarizes features of the MPC755 implementation of the PowerPC architecture. Major features of the MPC755 are as follows:

- Branch processing unit
  - Four instructions fetched per clock
  - One branch processed per cycle (plus resolving two speculations)
  - Up to one speculative stream in execution, one additional speculative stream in fetch
  - 512-entry branch history table (BHT) for dynamic prediction
  - 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating branch delay slots
- Dispatch unit
  - Full hardware detection of dependencies (resolved in the execution units)
  - Dispatch two instructions to six independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, floating-point)
  - Serialization control (predispatch, postdispatch, execution serialization)
- Decode
  - Register file access
  - Forwarding control
  - Partial instruction decode
- Completion
  - Six-entry completion buffer
  - Instruction tracking and peak completion of two instructions per cycle
  - Completion of instructions in program order while supporting out-of-order instruction execution, completion serialization, and all instruction flow changes
- Fixed point units (FXUs) that share 32 GPRs for integer operands
  - Fixed Point Unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical
  - Fixed Point Unit 2 (FXU2)—shift, rotate, arithmetic, logical
  - Single-cycle arithmetic, shifts, rotates, logical
  - Multiply and divide support (multi-cycle)
  - Early out multiply
- Floating-point unit and a 32-entry FPR file
  - Support for IEEE standard 754 single- and double-precision floating-point arithmetic
  - Hardware support for divide
  - Hardware support for denormalized numbers
  - Single-entry reservation station
  - Supports non-IEEE mode for time-critical operations
  - Three-cycle latency, one-cycle throughput, single-precision multiply-add

- Selectable interface voltages of 2.5 and 3.3 V
- Parity checking on both L2 address and data
- Memory management unit
  - 128-entry, two-way set-associative instruction TLB
  - 128-entry, two-way set-associative data TLB
  - Hardware reload for TLBs
  - Hardware or optional software tablewalk support
  - Eight instruction BATs and eight data BATs
  - Eight SPRGs, for assistance with software tablewalks
  - Virtual memory support for up to 4 exabytes ( $2^{52}$ ) of virtual memory
  - Real memory support for up to 4 gigabytes ( $2^{32}$ ) of physical memory
- Bus interface
  - Compatible with 60x processor interface
  - 32-bit address bus
  - 64-bit data bus, 32-bit mode selectable
  - Bus-to-core frequency multipliers of 2x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 10x supported
  - Selectable interface voltages of 2.5 and 3.3 V
  - Parity checking on both address and data buses
- Power management
  - Low-power design with thermal requirements very similar to MPC740/MPC750
  - Three static power saving modes: doze, nap, and sleep
  - Dynamic power management
- Integrated thermal management assist unit
  - On-chip thermal sensor and control logic
  - Thermal management interrupt for software regulation of junction temperature
- Testability
  - LSSD scan design
  - IEEE 1149.1 JTAG interface

### 3 General Parameters

The following list provides a summary of the general parameters of the MPC755:

Technology	0.22 $\mu$ m CMOS, six-layer metal
Die size	6.61 mm $\times$ 7.73 mm (51 mm <sup>2</sup> )
Transistor count	6.75 million
Logic design	Fully-static

**Table 4. Package Thermal Characteristics** <sup>6</sup>

Characteristic	Symbol	Value			Unit	Notes
		MPC755 CBGA	MPC755 PBGA	MPC745 PBGA		
Junction-to-ambient thermal resistance, natural convection	$R_{\theta JA}$	24	31	34	°C/W	1, 2
Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board	$R_{\theta JMA}$	17	25	26	°C/W	1, 3
Junction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) board	$R_{\theta JMA}$	18	25	27	°C/W	1, 3
Junction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) board	$R_{\theta JMA}$	14	21	22	°C/W	1, 3
Junction-to-board thermal resistance	$R_{\theta JB}$	8	17	17	°C/W	4
Junction-to-case thermal resistance	$R_{\theta JC}$	<0.1	<0.1	<0.1	°C/W	5

**Notes:**

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. The actual value of  $R_{\theta JC}$  for the part is less than 0.1°C/W.
6. Refer to [Section 8.8, “Thermal Management Information,”](#) for more details about thermal management.

The MPC755 incorporates a thermal management assist unit (TAU) composed of a thermal sensor, digital-to-analog converter, comparator, control logic, and dedicated special-purpose registers (SPRs). See the *MPC750 RISC Microprocessor Family User’s Manual* for more information on the use of this feature. Specifications for the thermal sensor portion of the TAU are found in [Table 5](#).

## 4.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the MPC755. After fabrication, functional parts are sorted by maximum processor core frequency as shown in [Section 4.2.1, “Clock AC Specifications,”](#) and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL\_CFG[0:3] signals. Parts are sold by maximum processor core frequency; see [Section 10, “Ordering Information.”](#)

### 4.2.1 Clock AC Specifications

[Table 8](#) provides the clock AC timing specifications as defined in [Figure 3](#).

**Table 8. Clock AC Timing Specifications**

At recommended operating conditions (see [Table 3](#))

Characteristic	Symbol	Maximum Processor Core Frequency						Unit	Notes
		300 MHz		350 MHz		400 MHz			
		Min	Max	Min	Max	Min	Max		
Processor frequency	$f_{\text{core}}$	200	300	200	350	200	400	MHz	1
VCO frequency	$f_{\text{VCO}}$	400	600	400	700	400	800	MHz	1
SYSCLK frequency	$f_{\text{SYSCLK}}$	25	100	25	100	25	100	MHz	1
SYSCLK cycle time	$t_{\text{SYSCLK}}$	10	40	10	40	10	40	ns	
SYSCLK rise and fall time	$t_{\text{KR}}, t_{\text{KF}}$	—	2.0	—	2.0	—	2.0	ns	2
	$t_{\text{KR}}, t_{\text{KF}}$	—	1.4	—	1.4	—	1.4	ns	2
SYSCLK duty cycle measured at $OV_{\text{DD}}/2$	$t_{\text{KHKL}}/ t_{\text{SYSCLK}}$	40	60	40	60	40	60	%	3
SYSCLK jitter		—	$\pm 150$	—	$\pm 150$	—	$\pm 150$	ps	3, 4
Internal PLL relock time		—	100	—	100	—	100	$\mu\text{s}$	3, 5

**Notes:**

- Caution:** The SYSCLK frequency and PLL\_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0:3] signal description in [Section 8.1, “PLL Configuration,”](#) for valid PLL\_CFG[0:3] settings.
- Rise and fall times measurements are now specified in terms of slew rates, rather than time to account for selectable I/O bus interface levels. The minimum slew rate of 1 V/ns is equivalent to a 2 ns maximum rise/fall time measured at 0.4 and 2.4 V ( $OV_{\text{DD}} = 3.3 \text{ V}$ ) or a rise/fall time of 1 ns measured at 0.4 and 1.8 V ( $OV_{\text{DD}} = 2.5 \text{ V}$ ).
- Timing is guaranteed by design and characterization.
- This represents total input jitter—short term and long term combined—and is guaranteed by design.
- Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL lock after a stable  $V_{\text{DD}}$  and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that  $\overline{\text{HRESET}}$  must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.

**Table 10. Processor Bus AC Timing Specifications <sup>1</sup>**

At recommended operating conditions (see Table 3)

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
Setup times: All inputs	$t_{IVKH}$	2.5	—	ns	
Input hold times: $\overline{TLBISYNC}$ , $\overline{MCP}$ , $\overline{SMI}$	$t_{IXKH}$	0.6	—	ns	6
Input hold times: All inputs, except $\overline{TLBISYNC}$ , $\overline{MCP}$ , $\overline{SMI}$	$t_{IXKH}$	0.2	—	ns	6
Valid times: All outputs	$t_{KHOV}$	—	4.1	ns	
Output hold times: All outputs	$t_{KHOX}$	1.0	—	ns	
SYSCLK to output enable	$t_{KHOE}$	0.5	—	ns	2
SYSCLK to output high impedance (all except $\overline{ABB}$ , $\overline{ARTRY}$ , $\overline{DBB}$ )	$t_{KHOZ}$	—	6.0	ns	2
SYSCLK to $\overline{ABB}$ , $\overline{DBB}$ high impedance after precharge	$t_{KHABPZ}$	—	1.0	$t_{sysclk}$	2, 3, 4
Maximum delay to $\overline{ARTRY}$ precharge	$t_{KHARP}$	—	1	$t_{sysclk}$	2, 3, 5
SYSCLK to $\overline{ARTRY}$ high impedance after precharge	$t_{KHARPZ}$	—	2	$t_{sysclk}$	2, 3, 5

**Notes:**

- Revisions prior to Rev. 2.8 (Rev. E) were limited in performance and did not conform to this specification. For more information, refer to Section 10.2, "Part Numbers Not Fully Addressed by This Document."
- Guaranteed by design and characterization.
- $t_{sysclk}$  is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
- Per the 60x bus protocol,  $\overline{TS}$ ,  $\overline{ABB}$ , and  $\overline{DBB}$  are driven only by the currently active bus master. They are asserted low, then precharged high before returning to high-Z as shown in Figure 6. The nominal precharge width for  $\overline{TS}$ ,  $\overline{ABB}$ , or  $\overline{DBB}$  is  $0.5 \times t_{sysclk}$ , that is, less than the minimum  $t_{sysclk}$  period, to ensure that another master asserting  $\overline{TS}$ ,  $\overline{ABB}$ , or  $\overline{DBB}$  on the following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
- Per the 60x bus protocol,  $\overline{ARTRY}$  can be driven by multiple bus masters through the clock period immediately following  $\overline{AACK}$ . Bus contention is not an issue since any master asserting  $\overline{ARTRY}$  will be driving it low. Any master asserting it low in the first clock following  $\overline{AACK}$  will then go to high-Z for one clock before precharging it high during the second cycle after the assertion of  $\overline{AACK}$ . The nominal precharge width for  $\overline{ARTRY}$  is  $1.0 t_{sysclk}$ ; that is, it should be high-Z as shown in Figure 6 before the first opportunity for another master to assert  $\overline{ARTRY}$ . Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-Z and precharge behavior is guaranteed by design.
- $\overline{MCP}$  and  $\overline{SRESET}$  must be held asserted for a minimum of two bus clock cycles;  $\overline{INT}$  and  $\overline{SMI}$  should be held asserted until the exception is taken;  $\overline{CKSTP\_IN}$  must be held asserted until the system has been reset. See the *MPC750 RISC Microprocessor Family User's Manual* for more information.

SRAM. Note that revisions of the MPC755 prior to Rev. 2.8 (Rev. E) were limited in performance, and were typically limited to 175 MHz with similarly-rated SRAM. For more information, see [Section 10.2, “Part Numbers Not Fully Addressed by This Document.”](#)

Freescale is similarly limited by system constraints and cannot perform tests of the L2 interface on a socketed part on a functional tester at the maximum frequencies of [Table 11](#). Therefore, functional operation and AC timing information are tested at core-to-L2 divisors of 2 or greater. Functionality of core-to-L2 divisors of 1 or 1.5 is verified at less than maximum rated frequencies.

L2 input and output signals are latched or enabled, respectively, by the internal L2CLK (which is SYSCLK multiplied up to the core frequency and divided down to the L2CLK frequency). In other words, the AC timings of [Table 12](#) and [Table 13](#) are entirely independent of L2SYNC\_IN. In a closed loop system, where L2SYNC\_IN is driven through the board trace by L2SYNC\_OUT, L2SYNC\_IN only controls the output phase of L2CLK\_OUTA and L2CLK\_OUTB which are used to latch or enable data at the SRAMs. However, since in a closed loop system L2SYNC\_IN is held in phase alignment with the internal L2CLK, the signals of [Table 12](#) and [Table 13](#) are referenced to this signal rather than the not-externally-visible internal L2CLK. During manufacturing test, these times are actually measured relative to SYSCLK.


The L2SYNC\_OUT signal is intended to be routed halfway out to the SRAMs and then returned to the L2SYNC\_IN input of the MPC755 to synchronize L2CLK\_OUT at the SRAM with the processor's internal clock. L2CLK\_OUT at the SRAM can be offset forward or backward in time by shortening or lengthening the routing of L2SYNC\_OUT to L2SYNC\_IN. See Freescale Application Note AN1794/D, *Backside L2 Timing Analysis for PCB Design Engineers*.

The L2CLK\_OUTA and L2CLK\_OUTB signals should not have more than two loads.

# 5 Pin Assignments

Figure 16 (in Part A) shows the pinout of the MPC745, 255 PBGA package as viewed from the top surface. Part B shows the side profile of the PBGA package to indicate the direction of the top surface view.

**Part A**



Not to Scale

**Part B**




Figure 16. Pinout of the MPC745, 255 PBGA Package as Viewed from the Top Surface

**Table 15. Pinout Listing for the MPC755, 360 BGA Package (continued)**

Signal Name	Pin Number	Active	I/O	I/F Voltage <sup>1</sup>	Notes
DH[0:31]	W12, W11, V11, T9, W10, U9, U10, M11, M9, P8, W7, P9, W9, R10, W6, V7, V6, U8, V9, T7, U7, R7, U6, W5, U5, W4, P7, V5, V4, W3, U4, R5	High	I/O	OV <sub>DD</sub>	
DL[0:31]	M6, P3, N4, N5, R3, M7, T2, N6, U2, N7, P11, V13, U12, P12, T13, W13, U13, V10, W8, T11, U11, V12, V8, T1, P1, V1, U1, N1, R2, V3, U3, W2	High	I/O	OV <sub>DD</sub>	
DP[0:7]	L1, P2, M2, V2, M1, N2, T3, R1	High	I/O	OV <sub>DD</sub>	
$\overline{\text{DRTRY}}$	H6	Low	Input	OV <sub>DD</sub>	
$\overline{\text{GBL}}$	B1	Low	I/O	OV <sub>DD</sub>	
GND	D10, D14, D16, D4, D6, E12, E8, F4, F6, F10, F14, F16, G9, G11, H5, H8, H10, H12, H15, J9, J11, K4, K6, K8, K10, K12, K14, K16, L9, L11, M5, M8, M10, M12, M15, N9, N11, P4, P6, P10, P14, P16, R8, R12, T4, T6, T10, T14, T16	—	—	GND	
$\overline{\text{HRESET}}$	B6	Low	Input	OV <sub>DD</sub>	
$\overline{\text{INT}}$	C11	Low	Input	OV <sub>DD</sub>	
L1_TSTCLK	F8	High	Input	—	2
L2ADDR[16:0]	G18, H19, J13, J14, H17, H18, J16, J17, J18, J19, K15, K17, K18, M19, L19, L18, L17	High	Output	L2OV <sub>DD</sub>	
L2AV <sub>DD</sub>	L13	—	—	2.0 V	
$\overline{\text{L2CE}}$	P17	Low	Output	L2OV <sub>DD</sub>	
L2CLK_OUTA	N15	—	Output	L2OV <sub>DD</sub>	
L2CLK_OUTB	L16	—	Output	L2OV <sub>DD</sub>	
L2DATA[0:63]	U14, R13, W14, W15, V15, U15, W16, V16, W17, V17, U17, W18, V18, U18, V19, U19, T18, T17, R19, R18, R17, R15, P19, P18, P13, N14, N13, N19, N17, M17, M13, M18, H13, G19, G16, G15, G14, G13, F19, F18, F13, E19, E18, E17, E15, D19, D18, D17, C18, C17, B19, B18, B17, A18, A17, A16, B16, C16, A14, A15, C15, B14, C14, E13	High	I/O	L2OV <sub>DD</sub>	
L2DP[0:7]	V14, U16, T19, N18, H14, F17, C19, B15	High	I/O	L2OV <sub>DD</sub>	
L2OV <sub>DD</sub>	D15, E14, E16, H16, J15, L15, M16, P15, R14, R16, T15, F15	—	—	L2OV <sub>DD</sub>	
L2SYNC_IN	L14	—	Input	L2OV <sub>DD</sub>	
L2SYNC_OUT	M14	—	Output	L2OV <sub>DD</sub>	
L2_TSTCLK	F7	High	Input	—	2
L2VSEL	A19	High	Input	L2OV <sub>DD</sub>	1, 5, 6, 7
$\overline{\text{L2WE}}$	N16	Low	Output	L2OV <sub>DD</sub>	

**Table 15. Pinout Listing for the MPC755, 360 BGA Package (continued)**

Signal Name	Pin Number	Active	I/O	I/F Voltage <sup>1</sup>	Notes
VOLTDET	K13	High	Output	L2OV <sub>DD</sub>	8

**Notes:**

1. OV<sub>DD</sub> supplies power to the processor bus, JTAG, and all control signals except the L2 cache controls ( $\overline{L2CE}$ ,  $\overline{L2WE}$ , and L2ZZ); L2OV<sub>DD</sub> supplies power to the L2 cache interface (L2ADDR[0:16], L2DATA[0:63], L2DP[0:7], and L2SYNC\_OUT) and the L2 control signals; and V<sub>DD</sub> supplies power to the processor core and the PLL and DLL (after filtering to become AV<sub>DD</sub> and L2AV<sub>DD</sub>, respectively). These columns serve as a reference for the nominal voltage supported on a given signal as selected by the BVSEL/L2VSEL pin configurations of [Table 2](#) and the voltage supplied. For actual recommended value of V<sub>in</sub> or supply voltages, see [Table 3](#).
2. These are test signals for factory use only and must be pulled up to OV<sub>DD</sub> for normal machine operation.
3. This pin must be pulled up to OV<sub>DD</sub> for proper operation of the processor interface. To allow for future I/O voltage changes, provide the option to connect BVSEL independently to either OV<sub>DD</sub> or GND.
4. These pins are reserved for potential future use as additional L2 address pins.
5. Uses one of nine existing no connects in the MPC750, 360 BGA package.
6. Internal pull-up on die.
7. This pin must be pulled up to L2OV<sub>DD</sub> for proper operation of the processor interface. To allow for future I/O voltage changes, provide the option to connect L2VSEL independently to either L2OV<sub>DD</sub> or GND.
8. Internally tied to L2OV<sub>DD</sub> in the MPC755, 360 BGA package to indicate the power present at the L2 cache interface. This signal is not a power supply input.

**Caution:** This differs from the MPC745, 255 BGA package.

## 7 Package Description

The following sections provide the package parameters and mechanical dimensions for the MPC745, 255 PBGA package, as well as the MPC755, 360 CBGA and PBGA packages. While both the MPC755 plastic and ceramic packages are described here, both packages are not guaranteed to be available at the same time. All new designs should allow for either ceramic or plastic BGA packages for this device. For more information on designing a common footprint for both plastic and ceramic package types, see the *Freescale Flip-Chip Plastic Ball Grid Array Presentation*. The MPC755 was initially sampled in a CBGA package, but production units are currently provided in both a CBGA and a PBGA package. Because of the better long-term device-to-board interconnect reliability of the PBGA package, Freescale recommends use of a PBGA package except where circumstances dictate use of a CBGA package.

## 7.1 Package Parameters for the MPC745 PBGA

The package parameters are as provided in the following list. The package type is 21 × 21 mm, 255-lead plastic ball grid array (PBGA).

Package outline	21 × 21 mm
Interconnects	255 (16 × 16 ball array – 1)
Pitch	1.27 mm (50 mil)
Minimum module height	2.25 mm
Maximum module height	2.80 mm
Ball diameter (typical)	0.75 mm (29.5 mil)

## 7.2 Mechanical Dimensions for the MPC745 PBGA

Figure 18 provides the mechanical dimensions and bottom surface nomenclature for the MPC745, 255 PBGA package.




Figure 18. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC745, 255 PBGA Package

## 8 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC755.

### 8.1 PLL Configuration

The MPC755 PLL is configured by the PLL\_CFG[0:3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. These must be chosen such that they comply with [Table 8](#). [Table 16](#) shows the valid configurations of these signals and an example illustrating the core and VCO frequencies resulting from various PLL configurations and example bus frequencies. In this example, shaded cells represent settings that, for a given SYSCLK frequency, result in core and/or VCO frequencies that do not comply with the 400-MHz column in [Table 8](#).

**Table 16. MPC755 Microprocessor PLL Configuration Example for 400 MHz Parts**

PLL_CFG [0:3]	Example Bus-to-Core Frequency in MHz (VCO Frequency in MHz)							
	Bus-to-Core Multiplier	Core-to-VCO Multiplier	Bus 33 MHz	Bus 50 MHz	Bus 66 MHz	Bus 75 MHz	Bus 80 MHz	Bus 100 MHz
0100	2x	2x	—	—	—	—	—	200 (400)
1000	3x	2x	—	—	200 (400)	225 (450)	240 (480)	300 (600)
1110	3.5x	2x	—	—	233 (466)	263 (525)	280 (560)	350 (700)
1010	4x	2x	—	200 (400)	266 (533)	300 (600)	320 (640)	400 (800)
0111	4.5x	2x	—	225 (450)	300 (600)	338 (675)	360 (720)	—
1011	5x	2x	—	250 (500)	333 (666)	375 (750)	400 (800)	—
1001	5.5x	2x	—	275 (550)	366 (733)	—	—	—
1101	6x	2x	200 (400)	300 (600)	400 (800)	—	—	—
0101	6.5x	2x	216 (433)	325 (650)	—	—	—	—
0010	7x	2x	233 (466)	350 (700)	—	—	—	—
0001	7.5x	2x	250 (500)	375 (750)	—	—	—	—
1100	8x	2x	266 (533)	400 (800)	—	—	—	—
0110	10x	2x	333 (666)	—	—	—	—	—

**Table 17. Sample Core-to-L2 Frequencies (continued)**

Core Frequency (MHz)	÷1	÷1.5	÷2	÷2.5	÷3
375	375	250	188	150	125
400	400	266	200	160	133


**Note:** The core and L2 frequencies are for reference only. Some examples may represent core or L2 frequencies which are not useful, not supported, or not tested for by the MPC755; see [Section 4.2.3, “L2 Clock AC Specifications,”](#) for valid L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz.

## 8.2 PLL Power Supply Filtering

The  $AV_{DD}$  and  $L2AV_{DD}$  power signals are provided on the MPC755 to provide power to the clock generation PLL and L2 cache DLL, respectively. To ensure stability of the internal clock, the power supplied to the  $AV_{DD}$  input signal should be filtered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLL. A circuit similar to the one shown in [Figure 21](#) using surface mount capacitors with minimum Effective Series Inductance (ESL) is recommended. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

The circuit should be placed as close as possible to the  $AV_{DD}$  pin to minimize noise coupled from nearby circuits. An identical but separate circuit should be placed as close as possible to the  $L2AV_{DD}$  pin. It is often possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 360 BGA footprint, without the inductance of vias. The  $L2AV_{DD}$  pin may be more difficult to route, but is proportionately less critical.

[Figure 21](#) shows the PLL power supply filter circuit.


**Figure 21. PLL Power Supply Filter Circuit**

## 8.3 Decoupling Recommendations

Due to the MPC755 dynamic power management feature, large address and data buses, and high operating frequencies, the MPC755 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC755 system, and the MPC755 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ , and  $L2OV_{DD}$  pin of the MPC755. It is also recommended that these decoupling capacitors receive their power from separate  $V_{DD}$ ,  $(L2)OV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance.

Table 18 summarizes the signal impedance results. The driver impedance values were characterized at 0°, 65°, and 105°C. The impedance increases with junction temperature and is relatively unaffected by bus voltage.

**Table 18. Impedance Characteristics**

$V_{DD} = 2.0\text{ V}$ ,  $OV_{DD} = 3.3\text{ V}$ ,  $T_j = 0^\circ\text{--}105^\circ\text{C}$

Impedance	Processor Bus	L2 Bus	Symbol	Unit
$R_N$	25–36	25–36	$Z_0$	$\Omega$
$R_P$	26–39	26–39	$Z_0$	$\Omega$

## 8.6 Pull-Up Resistor Requirements

The MPC755 requires pull-up resistors (1–5 k $\Omega$ ) on several control pins of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the MPC755 or other bus masters. These pins are  $\overline{TS}$ ,  $\overline{ABB}$ ,  $\overline{AACK}$ ,  $\overline{ARTRY}$ ,  $\overline{DBB}$ ,  $\overline{DBWO}$ ,  $\overline{TA}$ ,  $\overline{TEA}$ , and  $\overline{DBDIS}$ .  $\overline{DRTRY}$  should also be connected to a pull-up resistor (1–5 k $\Omega$ ) if it will be used by the system; otherwise, this signal should be connected to  $\overline{HRESET}$  to select NO- $\overline{DRTRY}$  mode (see the *MPC750 RISC Microprocessor Family User's Manual* for more information on this mode).

Three test pins also require pull-up resistors (100  $\Omega$ –1 k $\Omega$ ). These pins are  $L1\_TSTCLK$ ,  $L2\_TSTCLK$ , and  $\overline{LSSD\_MODE}$ . These signals are for factory use only and must be pulled up to  $OV_{DD}$  for normal machine operation.

In addition,  $\overline{CKSTP\_OUT}$  is an open-drain style output that requires a pull-up resistor (1–5 k $\Omega$ ) if it is used by the system.

During inactive periods on the bus, the address and transfer attributes may not be driven by any master and may, therefore, float in the high-impedance state for relatively long periods of time. Since the MPC755 must continually monitor these signals for snooping, this float condition may cause additional power draw by the input receivers on the MPC755 or by other receivers in the system. These signals can be pulled up through weak (10-k $\Omega$ ) pull-up resistors by the system or may be otherwise driven by the system during inactive periods of the bus to avoid this additional power draw, but address bus pull-up resistors are not necessary for proper device operation. The snooped address and transfer attribute inputs are:  $A[0:31]$ ,  $AP[0:3]$ ,  $TT[0:4]$ ,  $\overline{TBST}$ , and  $\overline{GBL}$ .

The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups, or that those signals be otherwise driven by the system during inactive periods by the system. The data bus signals are:  $DH[0:31]$ ,  $DL[0:31]$ , and  $DP[0:7]$ .

If 32-bit data bus mode is selected, the input receivers of the unused data and parity bits will be disabled, and their outputs will drive logic zeros when they would otherwise normally be driven. For this mode, these pins do not require pull-up resistors, and should be left unconnected by the system to minimize possible output switching.

If address or data parity is not used by the system, and the respective parity checking is disabled through  $\overline{HID0}$ , the input receivers for those pins are disabled, and those pins do not require pull-up resistors and

The board designer can choose between several types of heat sinks to place on the MPC755. There are several commercially-available heat sinks for the MPC755 provided by the following vendors:

Aavid Thermalloy 603-224-9988  
 80 Commercial St.  
 Concord, NH 03301  
 Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-749-7601  
 473 Sapena Ct. #15  
 Santa Clara, CA 95054  
 Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277  
 413 North Moss St.  
 Burbank, CA 91502  
 Internet: [www.ctscorp.com](http://www.ctscorp.com)

Tyco Electronics 800-522-6752  
 Chip Coolers™  
 P.O. Box 3668  
 Harrisburg, PA 17105-3668  
 Internet: [www.chipcoolers.com](http://www.chipcoolers.com)

Wakefield Engineering 603-635-5102  
 33 Bridge St.  
 Pelham, NH 03076  
 Internet: [www.wakefield.com](http://www.wakefield.com)

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

### 8.8.1 Internal Package Conduction Resistance


For the exposed-die packaging technology, shown in [Table 4](#), the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case (or top-of-die for exposed silicon) thermal resistance
- The die junction-to-ball thermal resistance

[Figure 26](#) depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

Heat generated on the active side of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material), and finally to the heat sink where it is removed by forced-air convection.

Since the silicon thermal resistance is quite small, for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat sink conduction/convective thermal resistances are the dominant terms.




**Figure 26. C4 Package with Heat Sink Mounted to a Printed-Circuit Board**

### 8.8.2 Adhesives and Thermal Interface Materials

A thermal interface material is recommended at the package lid-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, [Figure 27](#) shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, fluoroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

Heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see [Figure 25](#)). This spring force should not exceed 5.5 pounds of force. Therefore, the synthetic grease offers the best thermal performance, considering the low interface pressure. Of course, the selection of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, etc.

[Figure 27](#) describes the thermal performance of select thermal interface materials.



**Figure 27. Thermal Performance of Select Thermal Interface Materials**

The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based on high conductivity, yet adequate mechanical strength to meet equipment shock/vibration requirements. There are several commercially-available thermal interfaces and adhesive materials provided by the following vendors:

The Bergquist Company 800-347-4572  
 18930 West 78<sup>th</sup> St.  
 Chanhassen, MN 55317  
 Internet: [www.bergquistcompany.com](http://www.bergquistcompany.com)

Chomerics, Inc. 781-935-4850  
 77 Dragon Ct.  
 Woburn, MA 01888-4014  
 Internet: [www.chomerics.com](http://www.chomerics.com)

Dow-Corning Corporation 800-248-2481  
 Dow-Corning Electronic Materials  
 2200 W. Salzburg Rd.  
 Midland, MI 48686-0997  
 Internet: [www.dow.com](http://www.dow.com)

Shin-Etsu MicroSi, Inc. 888-642-7674  
 10028 S. 51st St.  
 Phoenix, AZ 85044  
 Internet: www.microsi.com

Thermagon Inc. 888-246-9050  
 4707 Detroit Ave.  
 Cleveland, OH 44102  
 Internet: www.thermagon.com

### 8.8.3 Heat Sink Selection Example

This section provides a heat sink selection example using one of the commercially-available heat sinks. For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_j = T_a + T_r + (\theta_{jc} + \theta_{int} + \theta_{sa}) \times P_d$$

where:

- $T_j$  is the die-junction temperature
- $T_a$  is the inlet cabinet ambient temperature
- $T_r$  is the air temperature rise within the computer cabinet
- $\theta_{jc}$  is the junction-to-case thermal resistance
- $\theta_{int}$  is the adhesive or interface material thermal resistance
- $\theta_{sa}$  is the heat sink base-to-ambient thermal resistance
- $P_d$  is the power dissipated by the device

During operation the die-junction temperatures ( $T_j$ ) should be maintained less than the value specified in [Table 3](#). The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature ( $T_a$ ) may range from 30° to 40°C. The air temperature rise within a cabinet ( $T_r$ ) may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material ( $\theta_{int}$ ) is typically about 1°C/W. Assuming a  $T_a$  of 30°C, a  $T_r$  of 5°C, a CBGA package  $R_{\theta jc} < 0.1$ , and a power consumption ( $P_d$ ) of 5.0 W, the following expression for  $T_j$  is obtained:

Die-junction temperature:  $T_j = 30^\circ\text{C} + 5^\circ\text{C} + (0.1^\circ\text{C}/\text{W} + 1.0^\circ\text{C}/\text{W} + \theta_{sa}) \times 5.0 \text{ W}$

For a Thermalloy heat sink #2328B, the heat sink-to-ambient thermal resistance ( $\theta_{sa}$ ) versus airflow velocity is shown in [Figure 28](#).

Assuming an air velocity of 0.5 m/s, we have an effective  $R_{sa}$  of 7°C/W, thus

$$T_j = 30^\circ\text{C} + 5^\circ\text{C} + (0.1^\circ\text{C}/\text{W} + 1.0^\circ\text{C}/\text{W} + 7^\circ\text{C}/\text{W}) \times 5.0 \text{ W},$$

resulting in a die-junction temperature of approximately 76°C which is well within the maximum operating temperature of the component.

Other heat sinks offered by Aavid Thermalloy, Alpha Novatech, The Bergquist Company, IERC, Chip Coolers, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, and may or may not need airflow.

**Table 19. Document Revision History (continued)**

Revision	Date	Substantive Change(s)
4	—	Added 450 MHz speed bin.
		Changed Table 16 to show 450 MHz part in example.
		Added row for 433 and 450 MHz core frequencies to Table 17.
		In Section 1.8.8, revised the heat sink vendor list.
		In Section 1.8.8.2, revised the interface vendor list.
3	—	Updated format and thermal resistance specifications of Table 4.
		Reformatted Tables 9, 10, 11, and 12.
		Added dimensions A3, D1, and E1 to Figures 18, 19, and 20.
		Revised Section 1.8.7 and Figure 25, removed Figure 26 and Table 19 (information now included in Figure 25).
		Reformatted Section 1.10.
		Clarified address bus and address attribute pull-up recommendations in Section 1.8.7.
		Clarified Table 2.
		Updated voltage sequencing requirements in Table 1 and removed Section 1.8.3.
2	—	1.8 V/2.0 V mode no longer supported; added 2.5 V support.
		Removed 1.8 V/2.0 V mode data from Tables 2, 3, and 6.
		Added 2.5 V mode data to Tables 2, 3, and 6.
		Extended recommended operating voltage (down to 1.8 V) for $V_{DD}$ , $AV_{DD}$ , and $L2AV_{DD}$ for 300 and 350 MHz parts in Table 3.
		Updated Table 7 and test conditions for power consumption specifications.
		Corrected Note 6 of Table 9 to include $\overline{TLBISYNC}$ as a mode-select signal.
		Updated AC timing specifications in Table 10.
		Updated AC timing specifications in Table 12.
		Corrected AC timing specifications in Table 13.
		Added L1_TSTCLK, L2_TSTCLK, and $\overline{LSSD\_MODE}$ pull-up requirements to Section 1.8.6.
		Corrected Figure 22.

## 10 Ordering Information

Ordering information for the devices fully covered by this specification document is provided in [Section 10.1, “Part Numbers Fully Addressed by This Document.”](#) Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number. [Section 10.2, “Part Numbers Not Fully Addressed by This Document,”](#) lists the part numbers which do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specifications addendum.

### 10.1 Part Numbers Fully Addressed by This Document

[Table 20](#) provides the Freescale part numbering nomenclature for the MPC755 and MPC745 devices fully addressed by this document.

**Table 20. Part Numbering Nomenclature**

MPC	xxx	x	xx	nnn	x	x
Product Code	Part Identifier	Process Descriptor	Package <sup>1</sup>	Processor Frequency	Application Modifier	Revision Level
XPC <sup>2</sup>	755 745	B = HiP4DP	PX = PBGA RX = CBGA	300 350	L: 2.0 V ± 100 mV 0° to 105°C	E: 2.8; PVR = 0008 3203
	755	C = HiP4DP		400		
MPC	755	B = HiP4DP		300 350		
		C = HiP4DP		350 400		
	745	B = HiP4DP	PX = PBGA	300 350		
	745	C = HiP4DP	PX = PBGA VT = PBGAPb-free BGA	350		
	755 745	B = HiP4DP	VT = PBGAPb-free BGA	300 350		
		C = HiP4DP		350 400		

**Notes:**

- See [Section 7, “Package Description,”](#) for more information on available package types.
- The X prefix in a Freescale part number designates a “Pilot Production Prototype” as defined by Freescale SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes

## 10.2 Part Numbers Not Fully Addressed by This Document

Devices not fully addressed in this document are described in separate hardware specification addendums which supplement and supersede this document, as described in the following tables.

**Table 21. Part Numbers Addressed by XPC755BxxnnnTx Series Part Numbers  
(Document No. MPC755ECSO1AD)**

<b>XPC</b>	<b>755</b>	<b>B</b>	<b>xx</b>	<b>nnn</b>	<b>T</b>	<b>x</b>
Product Code	Part Identifier	Process Descriptor	Package	Processor Frequency	Application Modifier	Revision Level
XPC	755	B = HiP4DP	RX = CBGA	350 400	T: 2.0 V ± 100 mV -40° to 105°C	D: 2.7; PVR = 0008 3203 E: 2.8; PVR = 0008 3203
MPC	755	C=HiP4DP	RX = CBGA	350	T: 2.0 V ± 100 mV -40° to 105°C	E: 2.8; PVR = 0008 3203

**Table 22. Part Numbers Addressed by XPC755BxxnnnLD Series Part Numbers  
(Document No. MPC755ECSO2AD)**

<b>XPC</b>	<b>xxx</b>	<b>B</b>	<b>xx</b>	<b>nnn</b>	<b>L</b>	<b>D</b>
Product Code	Part Identifier	Process Descriptor	Package	Processor Frequency	Application Modifier	Revision Level
XPC	755 745	B = HiP4DP	PX = PBGA RX = CBGA	300 350 400	L: 2.0 V ± 100 mV 0° to 105°C	D: 2.7; PVR = 0008 3203

**Table 23. Part Numbers Addressed by XPC755xxnnnLE Series Part Numbers  
(Document No. MPC755ECSO3AD)**

<b>XPC</b>	<b>755</b>	<b>x</b>	<b>xx</b>	<b>nnn</b>	<b>L</b>	<b>E</b>
Product Code	Part Identifier	Process Descriptor	Package	Processor Frequency	Application Modifier	Revision Level
XPC	755	B = HiP4DP	RX = CBGA	400	L: 2.0 V ± 100 mV 0° to 105°C	E: 2.8; PVR = 0008 3203
			PX = PBGA			
		C = HiP4DP	RX = CBGA	450		