E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 300MHz |
| Co-Processors/DSP | - |
| RAM Controllers | - |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | - |
| SATA | - |
| USB | - |
| Voltage - I/O | 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | - |
| Package / Case | 360-BBGA, FCBGA |
| Supplier Device Package | 360-FCPBGA (25x25) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc755bpx300le |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Selectable interface voltages of 2.5 and 3.3 V
- Parity checking on both L2 address and data
- Memory management unit
 - 128-entry, two-way set-associative instruction TLB
 - 128-entry, two-way set-associative data TLB
 - Hardware reload for TLBs
 - Hardware or optional software tablewalk support
 - Eight instruction BATs and eight data BATs
 - Eight SPRGs, for assistance with software tablewalks
 - Virtual memory support for up to 4 exabytes (2^{52}) of virtual memory
 - Real memory support for up to 4 gigabytes (2^{32}) of physical memory
- Bus interface
 - Compatible with 60x processor interface
 - 32-bit address bus
 - 64-bit data bus, 32-bit mode selectable
 - Bus-to-core frequency multipliers of 2x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 10x supported
 - Selectable interface voltages of 2.5 and 3.3 V
 - Parity checking on both address and data buses
- Power management
 - Low-power design with thermal requirements very similar to MPC740/MPC750
 - Three static power saving modes: doze, nap, and sleep
 - Dynamic power management
- Integrated thermal management assist unit
 - On-chip thermal sensor and control logic
 - Thermal management interrupt for software regulation of junction temperature
- Testability
 - LSSD scan design
 - IEEE 1149.1 JTAG interface

3 General Parameters

The following list provides a summary of the general parameters of the MPC755:

| Technology | 0.22 µm CMOS, six-layer metal |
|------------------|--|
| Die size | $6.61 \text{ mm} \times 7.73 \text{ mm} (51 \text{ mm}^2)$ |
| Transistor count | 6.75 million |
| Logic design | Fully-static |



Electrical and Thermal Characteristics

| Packages | MPC745: Surface mount 255 plastic ball grid array (PBGA) MPC755: Surface mount 360 ceramic ball grid array (CBGA) Surface mount 360 plastic ball grid array (PBGA) |
|-------------------|--|
| Core power supply | $2.0 \text{ V} \pm 100 \text{ mV}$ DC (nominal; some parts support core voltages down to 1.8 V; see Table 3 for recommended operating conditions) |
| I/O power supply | 2.5 V \pm 100 mV DC or 3.3 V \pm 165 mV DC (input thresholds are configuration pin selectable) |

4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC755.

4.1 DC Electrical Characteristics

Table 1 through Table 7 describe the MPC755 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

| Characteristic | | Symbol | Maximum Value | Unit | Notes |
|------------------------------|---------------------------|------------------------------|------------------------------------|------|-------|
| Core supply voltage | | V _{DD} | -0.3 to 2.5 | V | 4 |
| PLL supply voltage | | AV _{DD} | -0.3 to 2.5 | V | 4 |
| L2 DLL supply voltage | | L2AV _{DD} | -0.3 to 2.5 | V | 4 |
| Processor bus supply voltage | | OV _{DD} -0.3 to 3.6 | | V | 3 |
| L2 bus supply voltage | L2 bus supply voltage | | -0.3 to 3.6 | V | 3 |
| Input voltage | but voltage Processor bus | | –0.3 to OV _{DD} + 0.3 V | V | 2, 5 |
| | L2 bus | V _{in} | -0.3 to L2OV _{DD} + 0.3 V | V | 2, 5 |
| | JTAG signals | V _{in} | -0.3 to 3.6 | V | |
| Storage temperature range | | T _{stg} | –55 to 150 | °C | |

Table 1. Absolute Maximum Ratings¹

Notes:

- 1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: Vin must not exceed OV_{DD} or L2OV_{DD} by more than 0.3 V at any time including during power-on reset.
- 3. **Caution:** L2OV_{DD}/OV_{DD} must not exceed V_{DD}/AV_{DD}/L2AV_{DD} by more than 1.6 V during normal operation. During power-on reset and power-down sequences, L2OV_{DD}/OV_{DD} may exceed V_{DD}/AV_{DD}/L2AV_{DD} by up to 3.3 V for up to 20 ms, or by 2.5 V for up to 40 ms. Excursions beyond 3.3 V or 40 ms are not supported.
- 4. Caution: V_{DD}/AV_{DD}/L2AV_{DD} must not exceed L2OV_{DD}/OV_{DD} by more than 0.4 V during normal operation. During power-on reset and power-down sequences, V_{DD}/AV_{DD}/L2AV_{DD} may exceed L2OV_{DD}/OV_{DD} by up to 1.0 V for up to 20 ms, or by 0.7 V for up to 40 ms. Excursions beyond 1.0 V or 40 ms are not supported.
- 5. This is a DC specifications only. V_{in} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.



Electrical and Thermal Characteristics

Figure 4 provides the mode select input timing diagram for the MPC755.



Figure 4. Mode Input Timing Diagram

Figure 5 provides the AC test load for the MPC755.



Figure 5. AC Test Load



Electrical and Thermal Characteristics



Figure 6 provides the input/output timing diagram for the MPC755.



4.2.3 L2 Clock AC Specifications

The L2CLK frequency is programmed by the L2 configuration register (L2CR[4–6]) core-to-L2 divisor ratio. See Table 17 for example core and L2 frequencies at various divisors. Table 11 provides the potential range of L2CLK output AC timing specifications as defined in Figure 7.

The minimum L2CLK frequency of Table 11 is specified by the maximum delay of the internal DLL. The variable-tap DLL introduces up to a full clock period delay in the L2CLK_OUTA, L2CLK_OUTB, and L2SYNC_OUT signals so that the returning L2SYNC_IN signal is phase-aligned with the next core clock (divided by the L2 divisor ratio). Do not choose a core-to-L2 divisor which results in an L2 frequency below this minimum, or the L2CLK_OUT signals provided for SRAM clocking will not be phase-aligned with the MPC755 core clock at the SRAMs.

The maximum L2CLK frequency shown in Table 11 is the core frequency divided by one. Very few L2 SRAM designs will be able to operate in this mode, especially at higher core frequencies. Therefore, most designs will select a greater core-to-L2 divisor to provide a longer L2CLK period for read and write access to the L2 SRAMs. The maximum L2CLK frequency for any application of the MPC755 will be a function of the AC timings of the MPC755, the AC timings for the SRAM, bus loading, and printed-circuit board trace length. The current AC timing of the MPC755 supports up to 200 MHz with typical, similarly-rated SRAM parts, provided careful design practices are observed. Clock trace lengths must be matched and all trace lengths should be as short as possible. Higher frequencies can be achieved by using better performing



Table 11. L2CLK Output AC Timing Specification

At recommended operating conditions (see Table 3)

| Baramatar | Symbol - | All Spee | d Grades | Unit | Notes |
|---------------------------------|---------------------------------------|----------|----------|-------|-------|
| | | Min | Max | | |
| L2CLK frequency | f _{L2CLK} | 80 | 450 | MHz | 1, 4 |
| L2CLK cycle time | t _{L2CLK} | 2.5 | 12.5 | ns | |
| L2CLK duty cycle | t _{CHCL} /t _{L2CLK} | 45 | 55 | % | 2, 7 |
| Internal DLL-relock time | | 640 | _ | L2CLK | 3, 7 |
| DLL capture window | | 0 | 10 | ns | 5, 7 |
| L2CLK_OUT output-to-output skew | t _{L2CSKW} | _ | 50 | ps | 6, 7 |
| L2CLK_OUT output jitter | | — | ±150 | ps | 6, 7 |

Notes:

- 1. L2CLK outputs are L2CLK_OUTA, L2CLK_OUTB, L2CLK_OUT, and L2SYNC_OUT pins. The L2CLK frequency-to-core frequency settings must be chosen such that the resulting L2CLK frequency and core frequency do not exceed their respective maximum or minimum operating frequencies. The maximum L2LCK frequency will be system dependent. L2CLK_OUTA and L2CLK_OUTB must have equal loading.
- 2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
- 3. The DLL-relock time is specified in terms of L2CLK periods. The number in the table must be multiplied by the period of L2CLK to compute the actual time duration in ns. Relock timing is guaranteed by design and characterization.
- 4. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz. This adds more delay to each tap of the DLL.
- 5. Allowable skew between L2SYNC_OUT and L2SYNC_IN.
- 6. This output jitter number represents the maximum delay of one tap forward or one tap back from the current DLL tap as the phase comparator seeks to minimize the phase difference between L2SYNC_IN and the internal L2CLK. This number must be comprehended in the L2 timing analysis. The input jitter on SYSCLK affects L2CLK_OUT and the L2 address/data/control signals equally and, therefore, is already comprehended in the AC timing and does not have to be considered in the L2 timing analysis.
- 7. Guaranteed by design.

The L2CLK_OUT timing diagram is shown in Figure 7.





4.2.4 L2 Bus AC Specifications

Table 12 provides the L2 bus interface AC timing specifications for the MPC755 as defined in Figure 8 and Figure 9 for the loading conditions described in Figure 10.

Table 12. L2 Bus Interface AC Timing Specifications

At recommended operating conditions (see Table 3)

| Parameter | | Symbol | All Speed Grades | | Unit | Notes |
|------------------------|--|---------------------------------------|--------------------------|--------------------------|------|-------|
| | | Gymbol | Min | Мах | Onit | Notes |
| L2SYNC_IN rise and | fall time | t _{L2CR} , t _{L2CF} | _ | 1.0 | ns | 1 |
| Setup times: Data and | d parity | t _{DVL2CH} | 1.2 | — | ns | 2 |
| Input hold times: Data | a and parity | t _{DXL2CH} | 0 | — | ns | 2 |
| Valid times: | All outputs when L2CR[14–15] = 00 All outputs when L2CR[14–15] = 01 All outputs when L2CR[14–15] = 10 All outputs when L2CR[14–15] = 11 | t _{l2CHOV} | | 3.1 3.2 3.3 3.7 | ns | 3, 4 |
| Output hold times: | All outputs when L2CR[14–15] = 00 All outputs when L2CR[14–15] = 01 All outputs when L2CR[14–15] = 10 All outputs when L2CR[14–15] = 11 | t _{L2CHOX} | 0.5 0.7 0.9 1.1 | | ns | 3 |



Figure 12 provides the JTAG clock input timing diagram.



Figure 12. JTAG Clock Input Timing Diagram

Figure 13 provides the $\overline{\text{TRST}}$ timing diagram.



Figure 13. TRST Timing Diagram

Figure 14 provides the boundary-scan timing diagram.



Figure 14. Boundary-Scan Timing Diagram



Pin Assignments

Figure 17 (in Part A) shows the pinout of the MPC755, 360 PBGA and 360 CBGA packages as viewed from the top surface. Part B shows the side profile of the PBGA and CBGA package to indicate the direction of the top surface view.

Part A



Figure 17. Pinout of the MPC755, 360 PBGA and CBGA Packages as Viewed from the Top Surface



6 Pinout Listings

N

Table 14 provides the pinout listing for the MPC745, 255 PBGA package.

| Signal Name | Pin Number | Active | I/O | I/F Voltage ¹ | Notes |
|------------------|---|--------|--------|--------------------------|---------|
| A[0:31] | C16, E4, D13, F2, D14, G1, D15, E2, D16, D4, E13, G2, E15, H1, E16, H2, F13, J1, F14, J2, F15, H3, F16, F4, G13, K1, G15, K2, H16, M1, J15, P1 | High | I/O | OV _{DD} | |
| AACK | L2 | Low | Input | OV _{DD} | |
| ABB | К4 | Low | I/O | OV _{DD} | |
| AP[0:3] | C1, B4, B3, B2 | High | I/O | OV _{DD} | |
| ARTRY | J4 | Low | I/O | OV _{DD} | |
| AV _{DD} | A10 | _ | _ | 2.0 V | |
| BG | L1 | Low | Input | OV _{DD} | |
| BR | B6 | Low | Output | OV _{DD} | |
| BVSEL | B1 | High | Input | OV _{DD} | 3, 4, 5 |
| CI | E1 | Low | Output | OV _{DD} | |
| CKSTP_IN | D8 | Low | Input | OV _{DD} | |
| CKSTP_OUT | A6 | Low | Output | OV _{DD} | |
| CLK_OUT | D7 | _ | Output | OV _{DD} | |
| DBB | J14 | Low | I/O | OV _{DD} | |
| DBG | N1 | Low | Input | OV _{DD} | |
| DBDIS | H15 | Low | Input | OV _{DD} | |
| DBWO | G4 | Low | Input | OV _{DD} | |
| DH[0:31] | P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P9, N9, T10, R9, T9, P8, N8, R8, T8, N7, R7, T7, P6, N6, R6, T6, R5, N5, T5, T4 | High | I/O | OV _{DD} | |
| DL[0:31] | K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P3, N3, N4, R3, T1, T2, P4, T3, R4 | High | I/O | OV _{DD} | |
| DP[0:7] | M2, L3, N2, L4, R1, P2, M4, R2 | High | I/O | OV _{DD} | |
| DRTRY | G16 | Low | Input | OV _{DD} | |
| GBL | F1 | Low | I/O | OV _{DD} | |
| GND | C5, C12, E3, E6, E8, E9, E11, E14, F5, F7, F10, F12, G6, G8, G9, G11, H5, H7, H10, H12, J5, J7, J10, J12, K6, K8, K9, K11, L5, L7, L10, L12, M3, M6, M8, M9, M11, M14, P5, P12 | | _ | GND | |
| HRESET | A7 | Low | Input | OV _{DD} | |

Table 14. Pinout Listing for the MPC745, 255 PBGA Package



Pinout Listings

| Signal Name | Jame Pin Number | | I/O | I/F Voltage ¹ | Notes |
|------------------|--|------|--------|--------------------------|-------|
| INT | B15 | Low | Input | OV _{DD} | |
| L1_TSTCLK | D11 | High | Input | _ | 2 |
| L2_TSTCLK | D12 | High | Input | _ | 2 |
| LSSD_MODE | B10 | Low | Input | _ | 2 |
| MCP | C13 | Low | Input | OV _{DD} | |
| NC (No Connect) | B7, B8, C3, C6, C8, D5, D6, H4, J16, A4, A5, A2, A3, B5 | | _ | _ | |
| OV _{DD} | C7, E5, E7, E10, E12, G3, G5, G12, G14, K3, K5, K12, K14, M5, M7, M10, M12, P7, P10 | _ | — | 2.5 V/3.3 V | |
| PLL_CFG[0:3] | A8, B9, A9, D9 | High | Input | OV _{DD} | |
| QACK | D3 | Low | Input | OV _{DD} | |
| QREQ | J3 | Low | Output | OV _{DD} | |
| RSRV | D1 | Low | Output | OV _{DD} | |
| SMI | A16 | Low | Input | OV _{DD} | |
| SRESET | B14 | Low | Input | OV _{DD} | |
| SYSCLK | C9 | _ | Input | OV _{DD} | |
| TA | H14 | Low | Input | OV _{DD} | |
| TBEN | C2 | High | Input | OV _{DD} | |
| TBST | A14 | Low | I/O | OV _{DD} | |
| тск | C11 | High | Input | OV _{DD} | |
| TDI | A11 | High | Input | OV _{DD} | 5 |
| TDO | A12 | High | Output | OV _{DD} | |
| TEA | H13 | Low | Input | OV _{DD} | |
| TLBISYNC | C4 | Low | Input | OV _{DD} | |
| TMS | B11 | High | Input | OV _{DD} | 5 |
| TRST | C10 | Low | Input | OV _{DD} | 5 |
| TS | J13 | Low | I/O | OV _{DD} | |
| TSIZ[0:2] | A13, D10, B12 | High | Output | OV _{DD} | |
| TT[0:4] | B13, A15, B16, C14, C15 | High | I/O | OV _{DD} | |
| WT | D2 | Low | Output | OV _{DD} | |
| V _{DD} | F6, F8, F9, F11, G7, G10, H6, H8, H9, H11, J6, J8, J9, J11, K7, K10, L6, L8, L9, L11 | _ | | 2.0 V | |

Table 14. Pinout Listing for the MPC745, 255 PBGA Package (continued)



| Signal Name | Pin Number | Active | I/O | I/F Voltage ¹ | Notes |
|--------------------|--|--------|--------|--------------------------|------------|
| DH[0:31] | W12, W11, V11, T9, W10, U9, U10, M11, M9, P8, W7, P9, W9, R10, W6, V7, V6, U8, V9, T7, U7, R7, U6, W5, U5, W4, P7, V5, V4, W3, U4, R5 | High | I/O | OV _{DD} | |
| DL[0:31] | M6, P3, N4, N5, R3, M7, T2, N6, U2, N7, P11, V13, U12, P12, T13, W13, U13, V10, W8, T11, U11, V12, V8, T1, P1, V1, U1, N1, R2, V3, U3, W2 | High | I/O | OV _{DD} | |
| DP[0:7] | L1, P2, M2, V2, M1, N2, T3, R1 | High | I/O | OV _{DD} | |
| DRTRY | H6 | Low | Input | OV _{DD} | |
| GBL | B1 | Low | I/O | OV _{DD} | |
| GND | D10, D14, D16, D4, D6, E12, E8, F4, F6, F10, F14, F16, G9, G11, H5, H8, H10, H12, H15, J9, J11, K4, K6, K8, K10, K12, K14, K16, L9, L11, M5, M8, M10, M12, M15, N9, N11, P4, P6, P10, P14, P16, R8, R12, T4, T6, T10, T14, T16 | | _ | GND | |
| HRESET | B6 | Low | Input | OV _{DD} | |
| INT | C11 | Low | Input | OV _{DD} | |
| L1_TSTCLK | F8 | High | Input | — | 2 |
| L2ADDR[16:0] | G18, H19, J13, J14, H17, H18, J16, J17, J18, J19, K15, K17, K18, M19, L19, L18, L17 | High | Output | L2OV _{DD} | |
| L2AV _{DD} | L13 | _ | — | 2.0 V | |
| L2CE | P17 | Low | Output | L2OV _{DD} | |
| L2CLK_OUTA | N15 | — | Output | L2OV _{DD} | |
| L2CLK_OUTB | TB L16 | | Output | L2OV _{DD} | |
| L2DATA[0:63] | U14, R13, W14, W15, V15, U15, W16, V16, W17, V17, U17, W18, V18, U18, V19, U19, T18, T17, R19, R18, R17, R15, P19, P18, P13, N14, N13, N19, N17, M17, M13, M18, H13, G19, G16, G15, G14, G13, F19, F18, F13, E19, E18, E17, E15, D19, D18, D17, C18, C17, B19, B18, B17, A18, A17, A16, B16, C16, A14, A15, C15, B14, C14, E13 | High | I/O | L2OV _{DD} | |
| L2DP[0:7] | V14, U16, T19, N18, H14, F17, C19, B15 | High | I/O | L2OV _{DD} | |
| L2OV _{DD} | D15, E14, E16, H16, J15, L15, M16, P15, R14, R16, T15, F15 | — | — | L2OV _{DD} | |
| L2SYNC_IN | L14 | | Input | L2OV _{DD} | |
| L2SYNC_OUT | M14 | — | Output | L2OV _{DD} | |
| L2_TSTCLK | F7 | High | Input | _ | 2 |
| L2VSEL | A19 | High | Input | L2OV _{DD} | 1, 5, 6, 7 |
| L2WE | N16 | Low | Output | L2OV _{DD} | |

| Table 15. Pinout Listing for the MPC755, 360 BGA Package (continued |
|---|
|---|



Package Description

7.3 Package Parameters for the MPC755 CBGA

The package parameters are as provided in the following list. The package type is 25×25 mm, 360-lead ceramic ball grid array (CBGA).

| Package outline | $25 \times 25 \text{ mm}$ |
|-----------------------|---|
| Interconnects | $360 (19 \times 19 \text{ ball array} - 1)$ |
| Pitch | 1.27 mm (50 mil) |
| Minimum module height | 2.65 mm |
| Maximum module height | 3.20 mm |
| Ball diameter | 0.89 mm (35 mil) |

7.4 Mechanical Dimensions for the MPC755 CBGA

Figure 19 provides the mechanical dimensions and bottom surface nomenclature for the MPC755, 360 CBGA package.





System Design Information

| Core Frequency (MHz) | ÷1 | ÷1.5 | ÷2 | ÷2.5 | ÷3 |
|----------------------|-----|------|-----|------|-----|
| 375 | 375 | 250 | 188 | 150 | 125 |
| 400 | 400 | 266 | 200 | 160 | 133 |

Table 17. Sample Core-to-L2 Frequencies (continued)

Note: The core and L2 frequencies are for reference only. Some examples may represent core or L2 frequencies which are not useful, not supported, or not tested for by the MPC755; see Section 4.2.3, "L2 Clock AC Specifications," for valid L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz.

8.2 PLL Power Supply Filtering

The AV_{DD} and $L2AV_{DD}$ power signals are provided on the MPC755 to provide power to the clock generation PLL and L2 cache DLL, respectively. To ensure stability of the internal clock, the power supplied to the AV_{DD} input signal should be filtered of any noise in the 500 kHz to 10 MHz resonant frequency range of the PLL. A circuit similar to the one shown in Figure 21 using surface mount capacitors with minimum Effective Series Inductance (ESL) is recommended. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

The circuit should be placed as close as possible to the AV_{DD} pin to minimize noise coupled from nearby circuits. An identical but separate circuit should be placed as close as possible to the $L2AV_{DD}$ pin. It is often possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of the 360 BGA footprint, without the inductance of vias. The $L2AV_{DD}$ pin may be more difficult to route, but is proportionately less critical.

Figure 21 shows the PLL power supply filter circuit.



Figure 21. PLL Power Supply Filter Circuit

8.3 Decoupling Recommendations

Due to the MPC755 dynamic power management feature, large address and data buses, and high operating frequencies, the MPC755 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC755 system, and the MPC755 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , OV_{DD} , and $L2OV_{DD}$ pin of the MPC755. It is also recommended that these decoupling capacitors receive their power from separate V_{DD} , $(L2)OV_{DD}$, and GND power planes in the PCB, utilizing short traces to minimize inductance.



These capacitors should have a value of 0.01 or 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603 orientations where connections are made along the length of the part.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , L2OV_{DD}, and OV_{DD} planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors:100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

8.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level through a resistor. Unused active low inputs should be tied to OV_{DD} . Unused active high inputs should be connected to GND. All NC (no connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , OV_{DD} , $L2OV_{DD}$, and GND pins of the MPC755. Note that power must be supplied to $L2OV_{DD}$ even if the L2 interface of the MPC755 will not be used; it is recommended to connect $L2OV_{DD}$ to OV_{DD} and L2VSEL to BVSEL if the L2 interface is unused. (This requirement does not apply to the MPC745 since it has neither an L2 interface nor $L2OV_{DD}$ pins.)

8.5 Output Buffer DC Impedance

The MPC755 60x and L2 I/O drivers are characterized over process, voltage, and temperature. To measure Z_0 , an external resistor is connected from the chip pad to (L2)OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is (L2)OV_{DD}/2 (see Figure 22).

The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held low, SW2 is closed (SW1 is open), and R_N is trimmed until the voltage at the pad equals (L2)OV_{DD}/2. R_N then becomes the resistance of the pull-down devices. When data is held high, SW1 is closed (SW2 is open), and R_P is trimmed until the voltage at the pad equals (L2)OV_{DD}/2. R_P then becomes the resistance of the pull-down devices.

NP

Table 18 summarizes the signal impedance results. The driver impedance values were characterized at 0° , 65°, and 105°C. The impedance increases with junction temperature and is relatively unaffected by bus voltage.

| $V_{DD} = 2.0 \text{ V}, \text{ OV}_{DD} = 3.3 \text{ V}, \text{ T}_{j} = 0^{\circ}105^{\circ}\text{C}$ | | | | |
|---|---------------|--------|----------------|------|
| Impedance | Processor Bus | L2 Bus | Symbol | Unit |
| R _N | 25–36 | 25–36 | Z ₀ | Ω |
| R _P | 26–39 | 26–39 | Z ₀ | Ω |

Table 18. Impedance Characteristics

8.6 Pull-Up Resistor Requirements

The MPC755 requires pull-up resistors $(1-5 \text{ k}\Omega)$ on several control pins of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the MPC755 or other bus masters. These pins are TS, ABB, AACK, ARTRY, DBB, DBWO, TA, TEA, and DBDIS. DRTRY should also be connected to a pull-up resistor $(1-5 \text{ k}\Omega)$ if it will be used by the system; otherwise, this signal should be connected to HRESET to select NO-DRTRY mode (see the *MPC750 RISC Microprocessor Family User's Manual* for more information on this mode).

Three test pins also require pull-up resistors (100 Ω -1 k Ω). These pins are L1_TSTCLK, L2_TSTCLK, and LSSD_MODE. These signals are for factory use only and must be pulled up to OV_{DD} for normal machine operation.

In addition, $\overline{\text{CKSTP}_\text{OUT}}$ is an open-drain style output that requires a pull-up resistor (1–5 k Ω) if it is used by the system.

During inactive periods on the bus, the address and transfer attributes may not be driven by any master and may, therefore, float in the high-impedance state for relatively long periods of time. Since the MPC755 must continually monitor these signals for snooping, this float condition may cause additional power draw by the input receivers on the MPC755 or by other receivers in the system. These signals can be pulled up through weak (10-k Ω) pull-up resistors by the system or may be otherwise driven by the system during inactive periods of the bus to avoid this additional power draw, but address bus pull-up resistors are not necessary for proper device operation. The snooped address and transfer attribute inputs are: A[0:31], AP[0:3], TT[0:4], TBST, and GBL.

The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups, or that those signals be otherwise driven by the system during inactive periods by the system. The data bus signals are: DH[0:31], DL[0:31], and DP[0:7].

If 32-bit data bus mode is selected, the input receivers of the unused data and parity bits will be disabled, and their outputs will drive logic zeros when they would otherwise normally be driven. For this mode, these pins do not require pull-up resistors, and should be left unconnected by the system to minimize possible output switching.

If address or data parity is not used by the system, and the respective parity checking is disabled through HID0, the input receivers for those pins are disabled, and those pins do not require pull-up resistors and



System Design Information

should be left unconnected by the system. If all parity generation is disabled through HID0, then all parity checking should also be disabled through HID0, and all parity pins may be left unconnected by the system.

The L2 interface does not require pull-up resistors.

8.7 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.

The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 24 allows the COP port to independently assert $\overline{\text{HRESET}}$ or $\overline{\text{TRST}}$, while ensuring that the target can drive $\overline{\text{HRESET}}$ as well. If the JTAG interface and COP header will not be used, $\overline{\text{TRST}}$ should be tied to $\overline{\text{HRESET}}$ through a 0- Ω isolation resistor so that it is asserted when the system reset signal ($\overline{\text{HRESET}}$) is asserted ensuring that the JTAG scan chain is initialized during power-on. While Freescale recommends that the COP header be designed into the system as shown in Figure 24, if this is not possible, the isolation resistor will allow future access to $\overline{\text{TRST}}$ in the case where a JTAG interface may need to be wired onto the system in debug situations.

The COP header shown in Figure 24 adds many benefits—breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features are possible through this interface—and can be as inexpensive as an unpopulated footprint for a header to be added when needed.

The COP interface has a standard header for connection to the target system, based on the 0.025" square-post 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.





The board designer can choose between several types of heat sinks to place on the MPC755. There are several commercially-available heat sinks for the MPC755 provided by the following vendors:

| Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com | 603-224-9988 |
|--|----------------|
| Alpha Novatech 473 Sapena Ct. #15 Santa Clara, CA 95054 Internet: www.alphanovatech.com | 408-749-7601 |
| International Electronic Research Corporation (IER 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com | C)818-842-7277 |
| Tyco Electronics Chip Coolers [™] P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com | 800-522-6752 |
| Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com | 603-635-5102 |

Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

8.8.1 Internal Package Conduction Resistance

For the exposed-die packaging technology, shown in Table 4, the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case (or top-of-die for exposed silicon) thermal resistance
- The die junction-to-ball thermal resistance

Figure 26 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

Heat generated on the active side of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material), and finally to the heat sink where it is removed by forced-air convection.

Since the silicon thermal resistance is quite small, for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat sink conduction/convective thermal resistances are the dominant terms.



System Design Information

Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com

Thermagon Inc. 4707 Detroit Ave. Cleveland, OH 44102 Internet: www.thermagon.com 888-642-7674

888-246-9050

8.8.3 Heat Sink Selection Example

This section provides a heat sink selection example using one of the commercially-available heat sinks. For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_i = T_a + T_r + (\theta_{ic} + \theta_{int} + \theta_{sa}) \times P_d$$

where:

T_i is the die-junction temperature

T_a is the inlet cabinet ambient temperature

 T_r is the air temperature rise within the computer cabinet

 θ_{ic} is the junction-to-case thermal resistance

 θ_{int} is the adhesive or interface material thermal resistance

 θ_{sa} is the heat sink base-to-ambient thermal resistance

P_d is the power dissipated by the device

During operation the die-junction temperatures (T_j) should be maintained less than the value specified in Table 3. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (T_a) may range from 30° to 40°C. The air temperature rise within a cabinet (T_r) may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material (θ_{int}) is typically about 1°C/W. Assuming a T_a of 30°C, a T_r of 5°C, a CBGA package $R_{\theta jc} < 0.1$, and a power consumption (P_d) of 5.0 W, the following expression for T_j is obtained:

Die-junction temperature: $T_i = 30^{\circ}C + 5^{\circ}C + (0.1^{\circ}C/W + 1.0^{\circ}C/W + \theta_{sa}) \times 5.0 W$

For a Thermalloy heat sink #2328B, the heat sink-to-ambient thermal resistance (θ_{sa}) versus airflow velocity is shown in Figure 28.

Assuming an air velocity of 0.5 m/s, we have an effective R_{sa} of 7°C/W, thus

 $T_i = 30^{\circ}C + 5^{\circ}C + (0.1^{\circ}C/W + 1.0^{\circ}C/W + 7^{\circ}C/W) \times 5.0 W,$

resulting in a die-junction temperature of approximately 76°C which is well within the maximum operating temperature of the component.

Other heat sinks offered by Aavid Thermalloy, Alpha Novatech, The Bergquist Company, IERC, Chip Coolers, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, and may or may not need airflow.



Document Revision History

9 Document Revision History

Table 19 provides a revision history for this hardware specification.

| Table 13. Document nevision mistory | Table | 19. | Document | Revision | History |
|-------------------------------------|-------|-----|----------|----------|---------|
|-------------------------------------|-------|-----|----------|----------|---------|

| Revision | Date | Substantive Change(s) |
|-------------|---|--|
| 8 | 2/8/2006 | Changed processor descriptor from 'B' to 'C' for 350 MHz devices and increased power specifications for full-power mode in Table 7. |
| 7 4/05/2005 | | Removed phrase "for the ceramic ball grid array (CBGA) package" from Section 8.8; this information applies to devices in both CBGA and PBGA packages. |
| | | Figure 24—updated COP Connector Diagram to recommend a weak pull-up resistor on TCK. |
| | | Table 20—added MPC745BPXLE, MPC755BRXLE, MPC755BPXLE, MPC755CVTLE, MPC755BVTLE and MPC745BVTLE part numbers. These devices are fully addressed by this document. |
| | Corrected Revision Level in Table 23: Rev E devices are Rev 2.8, not 2.7. | |
| | | Added MPC755CRX400LE and MPC755CPX400LE to devices supported by this specification in Table 20. |
| | | Removed "Advance Information" from title block on page 1. |
| 6.1 | 1/21/2005 | Updated document template. |
| 6 — | | Removed 450 MHz speed grade throughout document. These devices are no longer supported for new designs; see Section 1.10.2 for more information. |
| | | Relaxed voltage sequencing requirements in Notes 3 and 4 of Table 1. |
| | | Corrected Note 2 of Table 7. |
| | | Changed processor descriptor from 'B' to 'C' for 400 MHz devices and increased power specifications for full-power mode in Table 7. XPC755Bxx400LE devices are no longer produced and are documented in a separate part number specification; see Section 1.10.2 for more information. |
| | | Increased power specifications for sleep mode for all speed grades in Table 7. |
| | | Removed 'Sleep Mode (PLL and DLL Disabled)—Typical' specification from Table 7; this is no longer tested or characterized. |
| | Added Note 4 to Table 7. | |
| | | Revised L2 clock duty cycle specification in Table 11 and changed Note 7. |
| | | Corrected Note 3 in Table 20. |
| | | Replaced Table 21 and added Tables 22 and 23. |
| 5 | - | Added Note 6 to Table 10; clarification only as this information is already documented in the <i>MPC750 RISC Microprocessor Family User's Manual.</i> |
| | | Revised Figure 24 and Section 1.8.7. |
| | | Corrected Process Identifier for 450 MHz part in Table 20. |
| | | Added XPC755BRX <i>nnn</i> T <i>x</i> series to Table 21. |





10.3 Part Marking

Parts are marked as the example shown in Figure 29.



Notes:

MMMMMM is the 6-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 29. Part Marking for BGA Device