

Welcome to E-XFL.COM

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	350MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	360-BBGA, FCBGA
Supplier Device Package	360-FCPBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc755bvt350le

2 Features

This section summarizes features of the MPC755 implementation of the PowerPC architecture. Major features of the MPC755 are as follows:

- Branch processing unit
 - Four instructions fetched per clock
 - One branch processed per cycle (plus resolving two speculations)
 - Up to one speculative stream in execution, one additional speculative stream in fetch
 - 512-entry branch history table (BHT) for dynamic prediction
 - 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating branch delay slots
- Dispatch unit
 - Full hardware detection of dependencies (resolved in the execution units)
 - Dispatch two instructions to six independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, floating-point)
 - Serialization control (predispatch, postdispatch, execution serialization)
- Decode
 - Register file access
 - Forwarding control
 - Partial instruction decode
- Completion
 - Six-entry completion buffer
 - Instruction tracking and peak completion of two instructions per cycle
 - Completion of instructions in program order while supporting out-of-order instruction execution, completion serialization, and all instruction flow changes
- Fixed point units (FXUs) that share 32 GPRs for integer operands
 - Fixed Point Unit 1 (FXU1)—multiply, divide, shift, rotate, arithmetic, logical
 - Fixed Point Unit 2 (FXU2)—shift, rotate, arithmetic, logical
 - Single-cycle arithmetic, shifts, rotates, logical
 - Multiply and divide support (multi-cycle)
 - Early out multiply
- Floating-point unit and a 32-entry FPR file
 - Support for IEEE standard 754 single- and double-precision floating-point arithmetic
 - Hardware support for divide
 - Hardware support for denormalized numbers
 - Single-entry reservation station
 - Supports non-IEEE mode for time-critical operations
 - Three-cycle latency, one-cycle throughput, single-precision multiply-add

Table 3 provides the recommended operating conditions for the MPC755.

Table 3. Recommended Operating Conditions ¹

Characteristic		Symbol	Recommended Value				Unit	Notes
			300 MHz, 350 MHz		400 MHz			
			Min	Max	Min	Max		
Core supply voltage		V_{DD}	1.80	2.10	1.90	2.10	V	3
PLL supply voltage		AV_{DD}	1.80	2.10	1.90	2.10	V	3
L2 DLL supply voltage		$L2AV_{DD}$	1.80	2.10	1.90	2.10	V	3
Processor bus supply voltage	BVSEL = 1	OV_{DD}	2.375	2.625	2.375	2.625	V	2, 4
			3.135	3.465	3.135	3.465		5
L2 bus supply voltage	L2VSEL = 1	$L2OV_{DD}$	2.375	2.625	2.375	2.625	V	2, 4
			3.135	3.465	3.135	3.465		5
Input voltage	Processor bus	V_{in}	GND	OV_{DD}	GND	OV_{DD}	V	
	L2 bus	V_{in}	GND	$L2OV_{DD}$	GND	$L2OV_{DD}$	V	
	JTAG signals	V_{in}	GND	OV_{DD}	GND	OV_{DD}	V	
Die-junction temperature		T_j	0	105	0	105	°C	

Notes:

1. These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.
2. Revisions prior to Rev. 2.8 (Rev. E) offered different I/O voltage support. For more information, refer to [Section 10.2, "Part Numbers Not Fully Addressed by This Document."](#)
3. 2.0 V nominal.
4. 2.5 V nominal.
5. 3.3 V nominal.

Table 4 provides the package thermal characteristics for the MPC755 and MPC745. The MPC755 was initially sampled in a CBGA package, but production units are currently provided in both a CBGA and a PBGA package. Because of the better long-term device-to-board interconnect reliability of the PBGA package, Freescale recommends use of a PBGA package except where circumstances dictate use of a CBGA package. The MPC745 is offered in a PBGA package only.

4.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the MPC755. After fabrication, functional parts are sorted by maximum processor core frequency as shown in [Section 4.2.1, “Clock AC Specifications,”](#) and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL_CFG[0:3] signals. Parts are sold by maximum processor core frequency; see [Section 10, “Ordering Information.”](#)

4.2.1 Clock AC Specifications

[Table 8](#) provides the clock AC timing specifications as defined in [Figure 3](#).

Table 8. Clock AC Timing Specifications

At recommended operating conditions (see [Table 3](#))

Characteristic	Symbol	Maximum Processor Core Frequency						Unit	Notes
		300 MHz		350 MHz		400 MHz			
		Min	Max	Min	Max	Min	Max		
Processor frequency	f_{core}	200	300	200	350	200	400	MHz	1
VCO frequency	f_{VCO}	400	600	400	700	400	800	MHz	1
SYSCLK frequency	f_{SYSCLK}	25	100	25	100	25	100	MHz	1
SYSCLK cycle time	t_{SYSCLK}	10	40	10	40	10	40	ns	
SYSCLK rise and fall time	$t_{\text{KR}}, t_{\text{KF}}$	—	2.0	—	2.0	—	2.0	ns	2
	$t_{\text{KR}}, t_{\text{KF}}$	—	1.4	—	1.4	—	1.4	ns	2
SYSCLK duty cycle measured at $OV_{\text{DD}}/2$	$t_{\text{KHKL}}/ t_{\text{SYSCLK}}$	40	60	40	60	40	60	%	3
SYSCLK jitter		—	± 150	—	± 150	—	± 150	ps	3, 4
Internal PLL relock time		—	100	—	100	—	100	μs	3, 5

Notes:

- Caution:** The SYSCLK frequency and PLL_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:3] signal description in [Section 8.1, “PLL Configuration,”](#) for valid PLL_CFG[0:3] settings.
- Rise and fall times measurements are now specified in terms of slew rates, rather than time to account for selectable I/O bus interface levels. The minimum slew rate of 1 V/ns is equivalent to a 2 ns maximum rise/fall time measured at 0.4 and 2.4 V ($OV_{\text{DD}} = 3.3 \text{ V}$) or a rise/fall time of 1 ns measured at 0.4 and 1.8 V ($OV_{\text{DD}} = 2.5 \text{ V}$).
- Timing is guaranteed by design and characterization.
- This represents total input jitter—short term and long term combined—and is guaranteed by design.
- Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that $\overline{\text{HRESET}}$ must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.

Table 11. L2CLK Output AC Timing Specification

At recommended operating conditions (see Table 3)

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
L2CLK frequency	f_{L2CLK}	80	450	MHz	1, 4
L2CLK cycle time	t_{L2CLK}	2.5	12.5	ns	
L2CLK duty cycle	t_{CHCL}/t_{L2CLK}	45	55	%	2, 7
Internal DLL-relock time		640	—	L2CLK	3, 7
DLL capture window		0	10	ns	5, 7
L2CLK_OUT output-to-output skew	t_{L2CSKW}	—	50	ps	6, 7
L2CLK_OUT output jitter		—	±150	ps	6, 7

Notes:

1. L2CLK outputs are L2CLK_OUTA, L2CLK_OUTB, L2CLK_OUT, and L2SYNC_OUT pins. The L2CLK frequency-to-core frequency settings must be chosen such that the resulting L2CLK frequency and core frequency do not exceed their respective maximum or minimum operating frequencies. The maximum L2CLK frequency will be system dependent. L2CLK_OUTA and L2CLK_OUTB must have equal loading.
2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
3. The DLL-relock time is specified in terms of L2CLK periods. The number in the table must be multiplied by the period of L2CLK to compute the actual time duration in ns. Relock timing is guaranteed by design and characterization.
4. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz. This adds more delay to each tap of the DLL.
5. Allowable skew between L2SYNC_OUT and L2SYNC_IN.
6. This output jitter number represents the maximum delay of one tap forward or one tap back from the current DLL tap as the phase comparator seeks to minimize the phase difference between L2SYNC_IN and the internal L2CLK. This number must be comprehended in the L2 timing analysis. The input jitter on SYSCLK affects L2CLK_OUT and the L2 address/data/control signals equally and, therefore, is already comprehended in the AC timing and does not have to be considered in the L2 timing analysis.
7. Guaranteed by design.

The L2CLK_OUT timing diagram is shown in Figure 7.




Figure 7. L2CLK_OUT Output Timing Diagram

4.2.4 L2 Bus AC Specifications

Table 12 provides the L2 bus interface AC timing specifications for the MPC755 as defined in Figure 8 and Figure 9 for the loading conditions described in Figure 10.

Table 12. L2 Bus Interface AC Timing Specifications

At recommended operating conditions (see Table 3)

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
L2SYNC_IN rise and fall time	t_{L2CR}, t_{L2CF}	—	1.0	ns	1
Setup times: Data and parity	t_{DVL2CH}	1.2	—	ns	2
Input hold times: Data and parity	t_{DXL2CH}	0	—	ns	2
Valid times: All outputs when L2CR[14–15] = 00 All outputs when L2CR[14–15] = 01 All outputs when L2CR[14–15] = 10 All outputs when L2CR[14–15] = 11	t_{L2CHOV}	—	3.1 3.2 3.3 3.7	ns	3, 4
Output hold times: All outputs when L2CR[14–15] = 00 All outputs when L2CR[14–15] = 01 All outputs when L2CR[14–15] = 10 All outputs when L2CR[14–15] = 11	t_{L2CHOX}	0.5 0.7 0.9 1.1	— — — —	ns	3

Figure 12 provides the JTAG clock input timing diagram.




Figure 12. JTAG Clock Input Timing Diagram

Figure 13 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 13. $\overline{\text{TRST}}$ Timing Diagram

Figure 14 provides the boundary-scan timing diagram.





Figure 14. Boundary-Scan Timing Diagram

Figure 17 (in Part A) shows the pinout of the MPC755, 360 PBGA and 360 CBGA packages as viewed from the top surface. Part B shows the side profile of the PBGA and CBGA package to indicate the direction of the top surface view.

Part A



Not to Scale

Part B




Figure 17. Pinout of the MPC755, 360 PBGA and CBGA Packages as Viewed from the Top Surface

6 Pinout Listings

Table 14 provides the pinout listing for the MPC745, 255 PBGA package.

Table 14. Pinout Listing for the MPC745, 255 PBGA Package

Signal Name	Pin Number	Active	I/O	I/F Voltage ¹	Notes
A[0:31]	C16, E4, D13, F2, D14, G1, D15, E2, D16, D4, E13, G2, E15, H1, E16, H2, F13, J1, F14, J2, F15, H3, F16, F4, G13, K1, G15, K2, H16, M1, J15, P1	High	I/O	OV_{DD}	
\overline{AACK}	L2	Low	Input	OV_{DD}	
\overline{ABB}	K4	Low	I/O	OV_{DD}	
AP[0:3]	C1, B4, B3, B2	High	I/O	OV_{DD}	
\overline{ARTRY}	J4	Low	I/O	OV_{DD}	
AV_{DD}	A10	—	—	2.0 V	
\overline{BG}	L1	Low	Input	OV_{DD}	
\overline{BR}	B6	Low	Output	OV_{DD}	
BVSEL	B1	High	Input	OV_{DD}	3, 4, 5
\overline{CI}	E1	Low	Output	OV_{DD}	
$\overline{CKSTP_IN}$	D8	Low	Input	OV_{DD}	
$\overline{CKSTP_OUT}$	A6	Low	Output	OV_{DD}	
CLK_OUT	D7	—	Output	OV_{DD}	
\overline{DBB}	J14	Low	I/O	OV_{DD}	
\overline{DBG}	N1	Low	Input	OV_{DD}	
\overline{DBDIS}	H15	Low	Input	OV_{DD}	
\overline{DBWO}	G4	Low	Input	OV_{DD}	
DH[0:31]	P14, T16, R15, T15, R13, R12, P11, N11, R11, T12, T11, R10, P9, N9, T10, R9, T9, P8, N8, R8, T8, N7, R7, T7, P6, N6, R6, T6, R5, N5, T5, T4	High	I/O	OV_{DD}	
DL[0:31]	K13, K15, K16, L16, L15, L13, L14, M16, M15, M13, N16, N15, N13, N14, P16, P15, R16, R14, T14, N10, P13, N12, T13, P3, N3, N4, R3, T1, T2, P4, T3, R4	High	I/O	OV_{DD}	
DP[0:7]	M2, L3, N2, L4, R1, P2, M4, R2	High	I/O	OV_{DD}	
\overline{DRTRY}	G16	Low	Input	OV_{DD}	
\overline{GBL}	F1	Low	I/O	OV_{DD}	
GND	C5, C12, E3, E6, E8, E9, E11, E14, F5, F7, F10, F12, G6, G8, G9, G11, H5, H7, H10, H12, J5, J7, J10, J12, K6, K8, K9, K11, L5, L7, L10, L12, M3, M6, M8, M9, M11, M14, P5, P12	—	—	GND	
HRESET	A7	Low	Input	OV_{DD}	

Table 14. Pinout Listing for the MPC745, 255 PBGA Package (continued)

Signal Name	Pin Number	Active	I/O	I/F Voltage ¹	Notes
VOLTDET	F3	High	Output	—	6

Notes:

1. OV_{DD} supplies power to the processor bus, JTAG, and all control signals; and V_{DD} supplies power to the processor core and the PLL (after filtering to become AV_{DD}). These columns serve as a reference for the nominal voltage supported on a given signal as selected by the BVSEL pin configuration of Table 2 and the voltage supplied. For actual recommended value of V_{in} or supply voltages, see Table 3.
2. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
3. This pin must be pulled up to OV_{DD} for proper operation of the processor interface. To allow for future I/O voltage changes, provide the option to connect BVSEL independently to either OV_{DD} or GND.
4. Uses 1 of 15 existing no connects in the MPC740, 255 BGA package.
5. Internal pull-up on die.
6. Internally tied to GND in the MPC745, 255 BGA package to indicate to the power supply that a low-voltage processor is present. This signal is not a power supply input.

Caution: This differs from the MPC755, 360 BGA package.

Table 15 provides the pinout listing for the MPC755, 360 PBGA and CBGA packages.

Table 15. Pinout Listing for the MPC755, 360 BGA Package

Signal Name	Pin Number	Active	I/O	I/F Voltage ¹	Notes
A[0:31]	A13, D2, H11, C1, B13, F2, C13, E5, D13, G7, F12, G3, G6, H2, E2, L3, G5, L4, G4, J4, H7, E1, G2, F3, J7, M3, H3, J2, J6, K3, K2, L2	High	I/O	OV_{DD}	
\overline{AACK}	N3	Low	Input	OV_{DD}	
\overline{ABB}	L7	Low	I/O	OV_{DD}	
AP[0:3]	C4, C5, C6, C7	High	I/O	OV_{DD}	
\overline{ARTRY}	L6	Low	I/O	OV_{DD}	
AV_{DD}	A8	—	—	2.0 V	
\overline{BG}	H1	Low	Input	OV_{DD}	
\overline{BR}	E7	Low	Output	OV_{DD}	
BVSEL	W1	High	Input	OV_{DD}	3, 5, 6
\overline{CI}	C2	Low	Output	OV_{DD}	
$\overline{CKSTP_IN}$	B8	Low	Input	OV_{DD}	
$\overline{CKSTP_OUT}$	D7	Low	Output	OV_{DD}	
CLK_OUT	E3	—	Output	OV_{DD}	
\overline{DBB}	K5	Low	I/O	OV_{DD}	
\overline{DBDIS}	G1	Low	Input	OV_{DD}	
\overline{DBG}	K1	Low	Input	OV_{DD}	
\overline{DBWO}	D1	Low	Input	OV_{DD}	

Table 15. Pinout Listing for the MPC755, 360 BGA Package (continued)

Signal Name	Pin Number	Active	I/O	I/F Voltage ¹	Notes
DH[0:31]	W12, W11, V11, T9, W10, U9, U10, M11, M9, P8, W7, P9, W9, R10, W6, V7, V6, U8, V9, T7, U7, R7, U6, W5, U5, W4, P7, V5, V4, W3, U4, R5	High	I/O	OV _{DD}	
DL[0:31]	M6, P3, N4, N5, R3, M7, T2, N6, U2, N7, P11, V13, U12, P12, T13, W13, U13, V10, W8, T11, U11, V12, V8, T1, P1, V1, U1, N1, R2, V3, U3, W2	High	I/O	OV _{DD}	
DP[0:7]	L1, P2, M2, V2, M1, N2, T3, R1	High	I/O	OV _{DD}	
$\overline{\text{DRTRY}}$	H6	Low	Input	OV _{DD}	
$\overline{\text{GBL}}$	B1	Low	I/O	OV _{DD}	
GND	D10, D14, D16, D4, D6, E12, E8, F4, F6, F10, F14, F16, G9, G11, H5, H8, H10, H12, H15, J9, J11, K4, K6, K8, K10, K12, K14, K16, L9, L11, M5, M8, M10, M12, M15, N9, N11, P4, P6, P10, P14, P16, R8, R12, T4, T6, T10, T14, T16	—	—	GND	
$\overline{\text{HRESET}}$	B6	Low	Input	OV _{DD}	
$\overline{\text{INT}}$	C11	Low	Input	OV _{DD}	
L1_TSTCLK	F8	High	Input	—	2
L2ADDR[16:0]	G18, H19, J13, J14, H17, H18, J16, J17, J18, J19, K15, K17, K18, M19, L19, L18, L17	High	Output	L2OV _{DD}	
L2AV _{DD}	L13	—	—	2.0 V	
$\overline{\text{L2CE}}$	P17	Low	Output	L2OV _{DD}	
L2CLK_OUTA	N15	—	Output	L2OV _{DD}	
L2CLK_OUTB	L16	—	Output	L2OV _{DD}	
L2DATA[0:63]	U14, R13, W14, W15, V15, U15, W16, V16, W17, V17, U17, W18, V18, U18, V19, U19, T18, T17, R19, R18, R17, R15, P19, P18, P13, N14, N13, N19, N17, M17, M13, M18, H13, G19, G16, G15, G14, G13, F19, F18, F13, E19, E18, E17, E15, D19, D18, D17, C18, C17, B19, B18, B17, A18, A17, A16, B16, C16, A14, A15, C15, B14, C14, E13	High	I/O	L2OV _{DD}	
L2DP[0:7]	V14, U16, T19, N18, H14, F17, C19, B15	High	I/O	L2OV _{DD}	
L2OV _{DD}	D15, E14, E16, H16, J15, L15, M16, P15, R14, R16, T15, F15	—	—	L2OV _{DD}	
L2SYNC_IN	L14	—	Input	L2OV _{DD}	
L2SYNC_OUT	M14	—	Output	L2OV _{DD}	
L2_TSTCLK	F7	High	Input	—	2
L2VSEL	A19	High	Input	L2OV _{DD}	1, 5, 6, 7
$\overline{\text{L2WE}}$	N16	Low	Output	L2OV _{DD}	

Table 15. Pinout Listing for the MPC755, 360 BGA Package (continued)

Signal Name	Pin Number	Active	I/O	I/F Voltage ¹	Notes
L2ZZ	G17	High	Output	L2OV _{DD}	
$\overline{\text{LSSD_MODE}}$	F9	Low	Input	—	2
$\overline{\text{MCP}}$	B11	Low	Input	OV _{DD}	
NC (No Connect)	B3, B4, B5, W19, K9, K11 ⁴ , K19 ⁴	—	—	—	
OV _{DD}	D5, D8, D12, E4, E6, E9, E11, F5, H4, J5, L5, M4, P5, R4, R6, R9, R11, T5, T8, T12	—	—	OV _{DD}	
PLL_CFG[0:3]	A4, A5, A6, A7	High	Input	OV _{DD}	
$\overline{\text{QACK}}$	B2	Low	Input	OV _{DD}	
$\overline{\text{QREQ}}$	J3	Low	Output	OV _{DD}	
$\overline{\text{RSRV}}$	D3	Low	Output	OV _{DD}	
$\overline{\text{SMI}}$	A12	Low	Input	OV _{DD}	
$\overline{\text{SRESET}}$	E10	Low	Input	OV _{DD}	
SYSCLK	H9	—	Input	OV _{DD}	
$\overline{\text{TA}}$	F1	Low	Input	OV _{DD}	
TBEN	A2	High	Input	OV _{DD}	
$\overline{\text{TBST}}$	A11	Low	I/O	OV _{DD}	
TCK	B10	High	Input	OV _{DD}	
TDI	B7	High	Input	OV _{DD}	6
TDO	D9	High	Output	OV _{DD}	
$\overline{\text{TEA}}$	J1	Low	Input	OV _{DD}	
$\overline{\text{TLBISYNC}}$	A3	Low	Input	OV _{DD}	
TMS	C8	High	Input	OV _{DD}	6
$\overline{\text{TRST}}$	A10	Low	Input	OV _{DD}	6
$\overline{\text{TS}}$	K7	Low	I/O	OV _{DD}	
TSIZ[0:2]	A9, B9, C9	High	Output	OV _{DD}	
TT[0:4]	C10, D11, B12, C12, F11	High	I/O	OV _{DD}	
$\overline{\text{WT}}$	C3	Low	Output	OV _{DD}	
V _{DD}	G8, G10, G12, J8, J10, J12, L8, L10, L12, N8, N10, N12	—	—	2.0 V	

7.5 Package Parameters for the MPC755 PBGA

The package parameters are as provided in the following list. The package type is 25 × 25 mm, 360-lead plastic ball grid array (PBGA).

Package outline	25 × 25 mm
Interconnects	360 (19 × 19 ball array – 1)
Pitch	1.27 mm (50 mil)
Minimum module height	2.22 mm
Maximum module height	2.77 mm
Ball diameter	0.75 mm (29.5 mil)

7.6 Mechanical Dimensions for the MPC755

Figure 20 provides the mechanical dimensions and bottom surface nomenclature for the MPC755, 360 PBGA package.




Figure 20. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC755, 360 PBGA Package

8 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC755.

8.1 PLL Configuration

The MPC755 PLL is configured by the PLL_CFG[0:3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. These must be chosen such that they comply with [Table 8](#). [Table 16](#) shows the valid configurations of these signals and an example illustrating the core and VCO frequencies resulting from various PLL configurations and example bus frequencies. In this example, shaded cells represent settings that, for a given SYSCLK frequency, result in core and/or VCO frequencies that do not comply with the 400-MHz column in [Table 8](#).

Table 16. MPC755 Microprocessor PLL Configuration Example for 400 MHz Parts

PLL_CFG [0:3]	Example Bus-to-Core Frequency in MHz (VCO Frequency in MHz)							
	Bus-to-Core Multiplier	Core-to-VCO Multiplier	Bus 33 MHz	Bus 50 MHz	Bus 66 MHz	Bus 75 MHz	Bus 80 MHz	Bus 100 MHz
0100	2x	2x	—	—	—	—	—	200 (400)
1000	3x	2x	—	—	200 (400)	225 (450)	240 (480)	300 (600)
1110	3.5x	2x	—	—	233 (466)	263 (525)	280 (560)	350 (700)
1010	4x	2x	—	200 (400)	266 (533)	300 (600)	320 (640)	400 (800)
0111	4.5x	2x	—	225 (450)	300 (600)	338 (675)	360 (720)	—
1011	5x	2x	—	250 (500)	333 (666)	375 (750)	400 (800)	—
1001	5.5x	2x	—	275 (550)	366 (733)	—	—	—
1101	6x	2x	200 (400)	300 (600)	400 (800)	—	—	—
0101	6.5x	2x	216 (433)	325 (650)	—	—	—	—
0010	7x	2x	233 (466)	350 (700)	—	—	—	—
0001	7.5x	2x	250 (500)	375 (750)	—	—	—	—
1100	8x	2x	266 (533)	400 (800)	—	—	—	—
0110	10x	2x	333 (666)	—	—	—	—	—

Figure 22 describes the driver impedance measurement circuit described above.




Figure 22. Driver Impedance Measurement Circuit

Alternately, the following is another method to determine the output impedance of the MPC755. A voltage source, V_{force} , is connected to the output of the MPC755 as shown in Figure 23. Data is held low, the voltage source is set to a value that is equal to $(L2)OV_{DD}/2$ and the current sourced by V_{force} is measured. The voltage drop across the pull-down device, which is equal to $(L2)OV_{DD}/2$, is divided by the measured current to determine the output impedance of the pull-down device, R_N . Similarly, the impedance of the pull-up device is determined by dividing the voltage drop of the pull-up, $(L2)OV_{DD}/2$, by the current sunk by the pull-up when the data is high and V_{force} is equal to $(L2)OV_{DD}/2$. This method can be employed with either empirical data from a test setup or with data from simulation models, such as IBIS.

R_P and R_N are designed to be close to each other in value. Then $Z_0 = (R_P + R_N)/2$.

Figure 23 describes the alternate driver impedance measurement circuit.




Figure 23. Alternate Driver Impedance Measurement Circuit

Table 18 summarizes the signal impedance results. The driver impedance values were characterized at 0°, 65°, and 105°C. The impedance increases with junction temperature and is relatively unaffected by bus voltage.

Table 18. Impedance Characteristics

$V_{DD} = 2.0\text{ V}$, $OV_{DD} = 3.3\text{ V}$, $T_j = 0^\circ\text{--}105^\circ\text{C}$

Impedance	Processor Bus	L2 Bus	Symbol	Unit
R_N	25–36	25–36	Z_0	Ω
R_P	26–39	26–39	Z_0	Ω

8.6 Pull-Up Resistor Requirements

The MPC755 requires pull-up resistors (1–5 k Ω) on several control pins of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the MPC755 or other bus masters. These pins are \overline{TS} , \overline{ABB} , \overline{AACK} , \overline{ARTRY} , \overline{DBB} , \overline{DBWO} , \overline{TA} , \overline{TEA} , and \overline{DBDIS} . \overline{DRTRY} should also be connected to a pull-up resistor (1–5 k Ω) if it will be used by the system; otherwise, this signal should be connected to \overline{HRESET} to select NO- \overline{DRTRY} mode (see the *MPC750 RISC Microprocessor Family User's Manual* for more information on this mode).

Three test pins also require pull-up resistors (100 Ω –1 k Ω). These pins are $L1_TSTCLK$, $L2_TSTCLK$, and $\overline{LSSD_MODE}$. These signals are for factory use only and must be pulled up to OV_{DD} for normal machine operation.


In addition, $\overline{CKSTP_OUT}$ is an open-drain style output that requires a pull-up resistor (1–5 k Ω) if it is used by the system.

During inactive periods on the bus, the address and transfer attributes may not be driven by any master and may, therefore, float in the high-impedance state for relatively long periods of time. Since the MPC755 must continually monitor these signals for snooping, this float condition may cause additional power draw by the input receivers on the MPC755 or by other receivers in the system. These signals can be pulled up through weak (10-k Ω) pull-up resistors by the system or may be otherwise driven by the system during inactive periods of the bus to avoid this additional power draw, but address bus pull-up resistors are not necessary for proper device operation. The snooped address and transfer attribute inputs are: $A[0:31]$, $AP[0:3]$, $TT[0:4]$, \overline{TBST} , and \overline{GBL} .

The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups, or that those signals be otherwise driven by the system during inactive periods by the system. The data bus signals are: $DH[0:31]$, $DL[0:31]$, and $DP[0:7]$.

If 32-bit data bus mode is selected, the input receivers of the unused data and parity bits will be disabled, and their outputs will drive logic zeros when they would otherwise normally be driven. For this mode, these pins do not require pull-up resistors, and should be left unconnected by the system to minimize possible output switching.

If address or data parity is not used by the system, and the respective parity checking is disabled through $\overline{HID0}$, the input receivers for those pins are disabled, and those pins do not require pull-up resistors and


Notes:

1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented on the MPC755. Connect pin 5 of the COP header to OV_{DD} with a 10-kΩ pull-up resistor.
2. Key location; pin 14 is not physically present on the COP header.
3. Component not populated. Populate only if debug tool does not drive QACK.
4. Populate only if debug tool uses an open-drain type output and does not actively deassert QACK.
5. If the JTAG interface is implemented, connect HRESET from the target source to TRST from the COP header through an AND gate to TRST of the part. If the JTAG interface is not implemented, connect HRESET from the target source to TRST of the part through a 0-Ω isolation resistor.
6. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown above.

Figure 24. JTAG Interface Connection

Shin-Etsu MicroSi, Inc. 888-642-7674
 10028 S. 51st St.
 Phoenix, AZ 85044
 Internet: www.microsi.com

Thermagon Inc. 888-246-9050
 4707 Detroit Ave.
 Cleveland, OH 44102
 Internet: www.thermagon.com

8.8.3 Heat Sink Selection Example

This section provides a heat sink selection example using one of the commercially-available heat sinks. For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_j = T_a + T_r + (\theta_{jc} + \theta_{int} + \theta_{sa}) \times P_d$$

where:

- T_j is the die-junction temperature
- T_a is the inlet cabinet ambient temperature
- T_r is the air temperature rise within the computer cabinet
- θ_{jc} is the junction-to-case thermal resistance
- θ_{int} is the adhesive or interface material thermal resistance
- θ_{sa} is the heat sink base-to-ambient thermal resistance
- P_d is the power dissipated by the device

During operation the die-junction temperatures (T_j) should be maintained less than the value specified in [Table 3](#). The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (T_a) may range from 30° to 40°C. The air temperature rise within a cabinet (T_r) may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material (θ_{int}) is typically about 1°C/W. Assuming a T_a of 30°C, a T_r of 5°C, a CBGA package $R_{\theta jc} < 0.1$, and a power consumption (P_d) of 5.0 W, the following expression for T_j is obtained:

Die-junction temperature: $T_j = 30^\circ\text{C} + 5^\circ\text{C} + (0.1^\circ\text{C/W} + 1.0^\circ\text{C/W} + \theta_{sa}) \times 5.0 \text{ W}$

For a Thermalloy heat sink #2328B, the heat sink-to-ambient thermal resistance (θ_{sa}) versus airflow velocity is shown in [Figure 28](#).

Assuming an air velocity of 0.5 m/s, we have an effective R_{sa} of 7°C/W, thus

$$T_j = 30^\circ\text{C} + 5^\circ\text{C} + (0.1^\circ\text{C/W} + 1.0^\circ\text{C/W} + 7^\circ\text{C/W}) \times 5.0 \text{ W},$$

resulting in a die-junction temperature of approximately 76°C which is well within the maximum operating temperature of the component.

Other heat sinks offered by Aavid Thermalloy, Alpha Novatech, The Bergquist Company, IERC, Chip Coolers, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, and may or may not need airflow.

Table 19. Document Revision History (continued)

Revision	Date	Substantive Change(s)
4	—	Added 450 MHz speed bin.
		Changed Table 16 to show 450 MHz part in example.
		Added row for 433 and 450 MHz core frequencies to Table 17.
		In Section 1.8.8, revised the heat sink vendor list.
		In Section 1.8.8.2, revised the interface vendor list.
3	—	Updated format and thermal resistance specifications of Table 4.
		Reformatted Tables 9, 10, 11, and 12.
		Added dimensions A3, D1, and E1 to Figures 18, 19, and 20.
		Revised Section 1.8.7 and Figure 25, removed Figure 26 and Table 19 (information now included in Figure 25).
		Reformatted Section 1.10.
		Clarified address bus and address attribute pull-up recommendations in Section 1.8.7.
		Clarified Table 2.
		Updated voltage sequencing requirements in Table 1 and removed Section 1.8.3.
2	—	1.8 V/2.0 V mode no longer supported; added 2.5 V support.
		Removed 1.8 V/2.0 V mode data from Tables 2, 3, and 6.
		Added 2.5 V mode data to Tables 2, 3, and 6.
		Extended recommended operating voltage (down to 1.8 V) for V_{DD} , AV_{DD} , and $L2AV_{DD}$ for 300 and 350 MHz parts in Table 3.
		Updated Table 7 and test conditions for power consumption specifications.
		Corrected Note 6 of Table 9 to include $\overline{TLBISYNC}$ as a mode-select signal.
		Updated AC timing specifications in Table 10.
		Updated AC timing specifications in Table 12.
		Corrected AC timing specifications in Table 13.
		Added L1_TSTCLK, L2_TSTCLK, and $\overline{LSSD_MODE}$ pull-up requirements to Section 1.8.6.
		Corrected Figure 22.

10 Ordering Information

Ordering information for the devices fully covered by this specification document is provided in [Section 10.1, “Part Numbers Fully Addressed by This Document.”](#) Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number. [Section 10.2, “Part Numbers Not Fully Addressed by This Document,”](#) lists the part numbers which do not fully conform to the specifications of this document. These special part numbers require an additional document called a hardware specifications addendum.

10.1 Part Numbers Fully Addressed by This Document

[Table 20](#) provides the Freescale part numbering nomenclature for the MPC755 and MPC745 devices fully addressed by this document.

Table 20. Part Numbering Nomenclature


MPC	xxx	x	xx	nnn	x	x
Product Code	Part Identifier	Process Descriptor	Package ¹	Processor Frequency	Application Modifier	Revision Level
XPC ²	755 745	B = HiP4DP	PX = PBGA RX = CBGA	300 350	L: 2.0 V ± 100 mV 0° to 105°C	E: 2.8; PVR = 0008 3203
	755	C = HiP4DP		400		
MPC	755	B = HiP4DP	PX = PBGA VT = PBGAPb-free BGA	300 350		
		C = HiP4DP		350 400		
	745	B = HiP4DP		300 350		
	745	C = HiP4DP		350		
	755 745	B = HiP4DP		300 350		
		C = HiP4DP		350 400		

Notes:

- See [Section 7, “Package Description,”](#) for more information on available package types.
- The X prefix in a Freescale part number designates a “Pilot Production Prototype” as defined by Freescale SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes

10.3 Part Marking

Parts are marked as the example shown in [Figure 29](#).



Notes:

MMMMMM is the 6-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 29. Part Marking for BGA Device