



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | Н8/300Н  |
| Core Size                  | 16-Bit   |
| Speed                      | 4MHz   |
| Connectivity               | I²C, IrDA, SCI   |
| Peripherals                | LCD, POR, PWM, WDT   |
| Number of I/O              | 55   |
| Program Memory Size        | 52KB (52K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | A/D 3x10b, 2x14b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -20°C ~ 75°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 80-BQFP  |
| Supplier Device Package    | 80-QFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/df38086rh4v |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Page                      | Revision  | (See N   | lanual  | for   | Det   | tails)  | )   |   |  |  |  |
|---------------------------|---|--|---|---|---|---|---|---|--|--|--|
| s 176 Description amended |   |  |   |   |   |   |   |   |  |  |  |
|                           | P42/TXD31/IrTXD/TMOFH pin   |  |   |   |   |   |   |   |  |  |  |
|                           | TMOFH 0 1   |  |   |   |   |   |   |   |  |  |  |
|                           | SPC31   |  | 0   |   |   |   |   | 1   |  | x  |  |
|                           | TE  |  | ×   |   |   |   |   | x   |  | x  |  |
|                           | IrE   | _  | х   |   |   |   | 0   |   | 1  | x  |  |
|                           | PCR42   | 0<br>P42 inn   | utnin   | D42 c   | 1<br>outout   | ту  | X<br>D21 outr   | out IrT   | X<br>XD out  | nut TMC  |  |
|                           | FITFUICION  | F42 IIIp   | ut pin  | гч2 (   | ouipui<br>oin   | 1.  | pin*  | Jul   | pin*   | outpu  | t pin  |
| 177                       | [Legend] x: Do<br>Note: * If SF<br>the 1  | on't care.<br>PC31 is set<br>FXD32 outp  | to 1 and <sup>-</sup><br>put pin, an  | TE is c<br>d 0 is   | cleared<br>outpu  | d to 0, t<br>t from t   | he mark<br>he IrTXD   | state is e<br>) pin.  | ntered   | , 1 is output f  | rom  |
| 177                       | • P40/SUK31/ I MIF PIN  |  |   |   |   |   |   |   |  |  |  |
|                           | TMIF  |  | ~   |   | 0   |   |   | 1   |  | 1  |  |
|                           | CKE0  |  | 0   |   |   | 1   | 0   | 1   | 1  | ×  |  |
|                           | COM   |  | 0   |   | 1   | x   | x   |   | x  | х  |  |
|                           | PCR40   | 0  | 1   |   | х   |   | х   |   | x  | х  |  |
|                           | Pin Function  | P40 input<br>pin   | P40 ou<br>pin   | tput  | SCK<br>outpu  | (31<br>t pin  | SCK31<br>input pir  | Se<br>proh  | tting<br>ibited  | TMIF input<br>pin  |  |
|                           | [Legend] x: Don't care.   |  |   |   |   |   |   |   |  |  |  |
| 192                       | Description amended   |  |   |   |   |   |   |   |  |  |  |
|                           | • P92/IRQ4 pin  |  |   |   |   |   |   |   |  |  |  |
|                           | IRQ4  |  |   | 0   |   |   |   |   |  | 1  |  |
|                           | PCR92   |  | 0 1   |   | 1   |   | 0   |   | 1  |  |  |
|                           | Pin Function  | P  | 92 input p  | pin P92 output p  |   | oin IRQ4 input pin  |   | Setting   |  |  |  |
|                           |   |  |   |   |   |   |   |   |  | promote  | a  |
| 194, 195                  | Replaced  |  |   |   |   |   |   |   |  |  |  |
| 198                       | Descriptio  | n amer   | nded  |   |   |   |   |   |  |  |  |
|                           | • PB2/AN2   | 2/IRQ3   | pin   |   |   |   |   |   |  |  |  |
|                           | IRQ3  |  | •   | 0   |   |   |   |   | 1  |  |  |
|                           | CH3 to CH0  | (  | Other than<br>B'0110  | 1   | E   | 3'0110  |   |   | x  |  |  |
|                           | Pin Function  | PI   | B2 input p  | in  | AN2   | input p   | oin   | Ī   | IRQ3 ir  | iput pin   |  |
|                           | [Legend] x: D   | on't care.   |   |   |   |   |   |   |  |  |  |
| 199                       | • PB1/AN1   | I/IRQ1   | pin   |   |   |   |   |   |  |  |  |
|                           | IRQ1  |  |   | 0   |   |   |   | 1   |  |  |  |
|                           |   |  |   |   | B'0101  |   |   | x   |  |  |  |
|                           | CH3 to CH0  |  | Other thar<br>B'0101  | n –   | I   | B'0101  |   |   | )  | < Contract of the second s   |  |
|                           | Page           176           177           177           192           194, 195           198           199 | Page         Revision           176         Description           • P42/TXE         TMOFH           SPC31         TE           IrE         IrE           PCR42         Pin Function           Iclegend] x: Dr         Note: * If SF           177         • P40/SCH           TMIF         CKE1           CKE1         CKE0           COM         PCR40           Pin Function         ILegend] x: D           192         Description           • P92/IRQ         IRQ4           PCR92         Pin Function           198         Description           • PB2/AN2         IRQ3           CH3 to CH0         Pin Function           ILegend] x: D         PIN Function | Page         Revision (See M           176         Description amer           • P42/TXD31/IrT2           TMOFH           SPC31           TE           IrE           PCR42           PCR42           PCR42           PCR42           PCR42           PCR42           Pin Function           P42/TXD31/IrT2           ITE           IrE           PCR42           PCR42           PCR42           PCR42           PCR42           PCR42           ITE           Ire           PCR42           PCR42           PCR42           PCR43           ITT           PCR40           PO2/IRQ4 pin           IRQ4           PCR92           Pin Function           P           PDS/AN | Page         Revision (See Manual           176         Description amended           • P42/TXD31/IrTXD/TM           TMOFH           SPC31         0           TE         *           IrE         *           PCR42         0           Pin Function         P42 input pin           [Legend]         x: Don't care.           Note:         *           177         • P40/SCK31/TMIF pin           TMIF         0           CKE0         0           CKE1         0           CKE0         0           CM         0           PCR40         1           Pin Function         P40 ou           pin         P40 ou           pin         0           ILegend]         x: Don't care.           192         Description amended           • P92/IRQ4 pin         IRQ4           IRQ4         0           PCR92         0           Pin Function         P92 input p           194, 195         Replaced           198         Description amended           • PB2/AN2/IRQ3 pin         IRQ3           CH3 to CH0 <td< td=""><td>Page         Revision (See Manual for           176         Description amended           • P42/TXD31/IrTXD/TMOF           TMOFH           SPC31         0           TE         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TE         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TMOFH         ×           Ire         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TMIF         0           CKE1         0           CKE0         0           CKE0         0           CKE0         0           CKE0         0           Ilegend] x: Don't care.         192           192         Description amended           • P92/IRQ4 pin         IRQ4           IRQ4         0           PCR92         0           Pin Function         P92 input pin           198         Description amended</td><td>Page         Revision (See Manual for Definition amended           176         Description amended           • P42/TXD31/IrTXD/TMOFH pinits         Image: Comparison of the second second</td><td>Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Image</td><td>Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: The second second</td><td>Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Imag</td><td>Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Imore the second s</td><td>Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Imag</td></td<> | Page         Revision (See Manual for           176         Description amended           • P42/TXD31/IrTXD/TMOF           TMOFH           SPC31         0           TE         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TE         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TMOFH         ×           Ire         ×           PCR42         0           Pin Function         P42 input pin           P42         0           TMIF         0           CKE1         0           CKE0         0           CKE0         0           CKE0         0           CKE0         0           Ilegend] x: Don't care.         192           192         Description amended           • P92/IRQ4 pin         IRQ4           IRQ4         0           PCR92         0           Pin Function         P92 input pin           198         Description amended | Page         Revision (See Manual for Definition amended           176         Description amended           • P42/TXD31/IrTXD/TMOFH pinits         Image: Comparison of the second | Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Image | Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: The second | Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Imag | Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Imore the second s | Page         Revision (See Manual for Details)           176         Description amended           • P42/TXD31/IrTXD/TMOFH pin           Image: Imag |



|                              |                   | Pin                | No.  |                          |                          |        |   |
|------------------------------|-------------------|--------------------|--|--------------------------|--------------------------|--------|---|
| Туре                         | Symbol            | FP-80A,<br>TFP-80C | TLP-85V                                    | Pad<br>No.* <sup>1</sup> | Pad<br>No.* <sup>2</sup> | I/O    | Functions   |
| $\Delta\Sigma A/D$ converter | ACOM              | 66                 | C7   | 67                       | 66                       | Output | Pins for stabilizing analog block<br>voltage of the $\Delta\Sigma$ A/D converter.<br>A capacitor should be connected<br>between $\Delta\Sigma$ A/D converter and GND. |
|                              | REF               | 65                 | A7   | 66                       | 65                       | Output | Output pins for internal reference voltage of the $\Delta\Sigma$ A/D converter.<br>These pins output internal reference voltage.                                      |
|                              | Vref              | 65                 | A7   | 66                       | 65                       | Input  | External reference voltage pins of the $\Delta\Sigma$ A/D converter. These pins input reference voltage.  |
|                              | Ain2              | 64                 | B8   | 65                       | 64                       | Input  | Analog input pins for the $\Delta\Sigma$ A/D converter.   |
|                              | Ain1              | 63                 | B9   | 64                       | 63                       | Input  | Analog input pins for the $\Delta\Sigma$ A/D converter.   |
| I <sup>2</sup> C bus         | SDA               | 6                  | D3   | 6                        | 6                        | I/O    | IIC data I/O pins.  |
| interface 2<br>(IIC2)        | SCL               | 7                  | D2   | 7                        | 7                        | I/O    | IIC clock I/O pins.   |
| LCD<br>controller/<br>driver | COM1 to<br>COM4   | 27 to 30           | J4, K5,<br>H5, J6                          | 28 to 31                 | 27 to<br>30              | Output | LCD common output pins.   |
|                              | SEG1 to<br>SEG8   | 31 to 38           | J5, H6,<br>H7, K6,<br>J7, J8,<br>K7, H8    | 32 to 39                 | 31 to<br>38              | Output | LCD segment output pins.  |
|                              | SEG9 to<br>SEG16  | 39 to 46           | K9, K8,<br>J10 H10,<br>J9, H9,<br>G8       | 40 to 47                 | 39 to<br>46              | Output |   |
|                              | SEG17 to<br>SEG24 | 47 to 54           | G9, F10,<br>F8, E9,<br>F9, E8,<br>D8, E10  | 48 to 55                 | 47 to<br>54              | Output | -   |
|                              | SEG25 to<br>SEG32 | 55 to 62           | D9, C9,<br>D10, C8,<br>B10, C10,<br>A9, A8 | 56 to 63                 | 55 to<br>62              | Output | -   |

# 2.2 Register Configuration

The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition-code register (CCR).



Figure 2.2 CPU Registers

| Table 2.3 | Arithmetic | Operations | Instructions | (1) |
|-----------|------------|------------|--------------|-----|
|-----------|------------|------------|--------------|-----|

| Instructio   | on Size*      | Function  |
|--------------|---------------|---|
| ADD<br>SUB   | B/W/L         | $Rd \pm Rs \rightarrow Rd$ , $Rd \pm \#IMM \rightarrow Rd$<br>Performs addition or subtraction on data in two general registers, or on<br>immediate data and data in a general register (immediate byte data<br>cannot be subtracted from byte data in a general register. Use the SUBX<br>or ADD instruction.) |
| ADDX<br>SUBX | В             | $Rd \pm Rs \pm C \rightarrow Rd$ , $Rd \pm \#IMM \pm C \rightarrow Rd$<br>Performs addition or subtraction with carry on byte data in two general<br>registers, or on immediate data and data in a general register.  |
| INC<br>DEC   | B/W/L         | $Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$<br>Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)  |
| ADDS<br>SUBS | L             | $\begin{array}{ll} Rd \pm 1 \rightarrow Rd, & Rd \pm 2 \rightarrow Rd, & Rd \pm 4 \rightarrow Rd \\ \mbox{Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.} \end{array}$  |
| DAA<br>DAS   | В             | $\begin{array}{l} {\sf Rd} \mbox{ (decimal adjust)} \to {\sf Rd} \\ {\sf Decimal-adjusts} \mbox{ an addition or subtraction result in a general register by} \\ {\sf referring to the CCR to produce 4-bit BCD data.} \end{array}$  |
| MULXU        | B/W           | $\begin{array}{l} Rd\timesRs\toRd\\ Performs \text{ unsigned multiplication on data in two general registers: either}\\ 8 \ bits\times8 \ bits\to16 \ bits \ or \ 16 \ bits\to32 \ bits. \end{array}$   |
| MULXS        | B/W           | $\begin{array}{l} Rd\timesRs\toRd\\ Performs \text{ signed multiplication on data in two general registers: either 8}\\ bits\times8 \ bits\to16 \ bits \ or \ 16 \ bits\times16 \ bits\to32 \ bits. \end{array}$  |
| DIVXU        | B/W           | $\begin{array}{l} Rd\divRs\toRd\\ Performs \text{ unsigned division on data in two general registers: either 16}\\ bits\div8bits\to8-bit \text{ quotient and 8-bit remainder or 32 bits}\div16bits\to\\ 16-bit \text{ quotient and 16-bit remainder.} \end{array}$  |
| Note: *      | Refers to the | operand size.   |
|              | B: Byte       |   |
|              | W: Word       |   |
|              | L: Longword   |   |



Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi_{sub}$ . The system clock is divided by prescaler S to become a clock signal from  $\phi/8192$  to  $\phi/2$ . Both the system clock and subclock signals are provided to the on-chip peripheral modules.

Since the on-chip oscillator is available for the masked ROM version, the reference clock can be selected to be output from the on-chip oscillator or system clock oscillator by the input level of the IRQAEC pin.



### 6.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

| Bit    | Bit Name | Initial<br>Value | R/W | Description  |
|--------|----------|------------------|-----|--|
| 7 to 5 | _        | All 1            |     | Reserved   |
|        |          |                  |     | These bits are always read as 1 and cannot be modified.  |
| 4      | NESEL    | 1                | R/W | Noise Elimination Sampling Frequency Select  |
|        |          |                  |     | The subclock pulse generator generates the watch clock signal ( $\phi_w$ ) and the system clock pulse generator generates the oscillator clock ( $\phi_{osc}$ ). This bit selects the sampling frequency of $\phi_{osc}$ when $\phi_w$ is sampled. When $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used. |
|        |          |                  |     | 0: Sampling rate is $\phi_{osc}/16$ .  |
|        |          |                  |     | 1: Sampling rate is $\phi_{osc}/4$ .   |
| 3      | DTON     | 0                | R/W | Direct Transfer on Flag  |
|        |          |                  |     | Selects the mode to which the transition is made after<br>the SLEEP instruction is executed with bits SSBY,<br>TMA3, and LSON in SYSCR1 and bit MSON in<br>SYSCR2. For details, see table 6.2.   |
| 2      | MSON     | 0                | R/W | Medium Speed on Flag   |
|        |          |                  |     | After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.  |
|        |          |                  |     | 0: Operation in active (high-speed) mode   |
|        |          |                  |     | 1: Operation in active (medium-speed) mode   |
| 1      | SA1      | 0                | R/W | Subactive Mode Clock Select 1 and 0  |
| 0      | SA0      | 0                | R/W | Select the operating clock frequency in subactive and<br>subsleep modes. The values of SA1 and SA0 do not<br>change if they are written to in subactive mode.  |
|        |          |                  |     | 00:  |
|        |          |                  |     | 01:  |
|        |          |                  |     | 1X: $\phi_w/2$   |

[Legend] X: Don't care.

## 12.3.4 Timer Interrupt Enable Register (TIER)

TIER controls enabling or disabling of interrupt requests for each channel. The TPU has a total of two TIER registers, one for each channel.

| Bit  | Bit Name | Initial<br>Value | R/W | Description   |
|------|----------|------------------|-----|---|
| 7    | _        | 0                | R/W | Reserved  |
|      |          |                  |     | This bit is readable/writable.  |
| 6    | _        | 1                |     | Reserved  |
|      |          |                  |     | This bit is always read as 1 and cannot be modified.  |
| 5    | _        | 0                |     | Reserved  |
|      |          |                  |     | The write value should always be 0.   |
| 4    | TCIEV    | 0                | R/W | Overflow Interrupt Enable   |
|      |          |                  |     | Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1. |
|      |          |                  |     | 0: Interrupt requests (TCIV) by TCFV disabled   |
|      |          |                  |     | 1: Interrupt requests (TCIV) by TCFV enabled  |
| 3, 2 | _        | All 0            | —   | Reserved  |
|      |          |                  |     | These bits are always read as 0 and cannot be modified.   |
| 1    | TGIEB    | 0                | R/W | TGR Interrupt Enable B  |
|      |          |                  |     | Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.   |
|      |          |                  |     | 0: Interrupt requests (TGIB) by TGFB bit disabled   |
|      |          |                  |     | 1: Interrupt requests (TGIB) by TGFB bit enabled  |
| 0    | TGIEA    | 0                | R/W | TGR Interrupt Enable A  |
|      |          |                  |     | Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.   |
|      |          |                  |     | 0: Interrupt requests (TGIA) by TGFA bit disabled   |
|      |          |                  |     | 1: Interrupt requests (TGIA) by TGFA bit enabled  |

Note: Ndr and Ncm above must be set so that Ndr < Ncm. If the settings do not satisfy this condition, the output of the event counter PWM is fixed low.

### Table 13.2 Examples of Event Counter PWM Operation

Conditions: fosc = 4 MHz,  $f\phi$  = 4 MHz, high-speed active mode, ECPWCR value (Ncm) = H'7A11, ECPWDR value (Ndr) = H'16E3

| Clock<br>Source<br>Selection | Clock<br>Source<br>Cycle (T)* | ECPWCR<br>Value (Ncm) | ECPWDR<br>Value (Ndr) | toff =<br>(T × (Ndr + 1))<br>– tcyc | tcm =<br>T × (Ncm + 1) | ton =<br>tcm – toff |
|------------------------------|-------------------------------|-----------------------|-----------------------|-------------------------------------|------------------------|---------------------|
| ф/2                          | 0.5 µs                        | H'7A11                | H'16E3                | 2.92975 ms                          | 15.625 ms              | 12.69525 ms         |
| ф/4                          | 1 µs                          | D'31249               | D'5859                | 5.85975 ms                          | 31.25 ms               | 25.39025 ms         |
| ф/8                          | 2 µs                          | _                     |                       | 11.71975 ms                         | 62.5 ms                | 50.78025 ms         |
| ф/16                         | 4 µs                          | _                     |                       | 23.43975 ms                         | 125.0 ms               | 101.56025 ms        |
| ф/32                         | 8 µs                          | _                     |                       | 46.87975 ms                         | 250.0 ms               | 203.12025 ms        |
| ф/64                         | 16 µs                         | _                     |                       | 93.75975 ms                         | 500.0 ms               | 406.24025 ms        |

Note: \* toff minimum width

#### 13.4.5 Operation of Clock Input Enable/Disable Function

The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by the event counter PWM output, IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending on the IRQAEC or IECPWM timing. Figure 13.5 shows an example of the operation.



Figure 13.5 Example of Clock Control Operation

#### 14.2.2 Timer Control/Status Register WD2 (TCSRWD2)

TCSRWD2 performs the TCSRWD2 write control, mode switching, and interrupt control. TCSRWD2 must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

| Bit | Bit Name | Initial<br>Value | R/W                 | Description   |
|-----|----------|------------------|---------------------|---|
| 7   | OVF      | 0                | R/(W)*1             | Overflow Flag   |
|     |          |                  |                     | Indicates that TCWD has overflowed (changes from H'FF to H'00).   |
|     |          |                  |                     | [Setting condition]   |
|     |          |                  |                     | When TCWD overflows (changes from H'FF to H'00)   |
|     |          |                  |                     | When internal reset request generation is selected in watchdog timer mode, this bit is cleared automatically by the internal reset after it has been set. |
|     |          |                  |                     | [Clearing condition]  |
|     |          |                  |                     | <ul> <li>When TCSRWD2 is read when OVF = 1, then 0 is<br/>written to OVF*<sup>4</sup></li> </ul>  |
| 6   | B5WI     | 1                | R/(W)* <sup>2</sup> | Bit 5 Write Inhibit   |
|     |          |                  |                     | The $WT/\overline{IT}$ bit can be written only when the write value of the B5WI bit is 0. This bit is always read as 1.                                   |
| 5   | WT/IT    | 0                | R/(W)*3             | Timer Mode Select   |
|     |          |                  |                     | Selects whether the WDT is used as a watchdog timer or interval timer.  |
|     |          |                  |                     | 0: Watchdog timer mode  |
|     |          |                  |                     | 1: Interval timer mode  |
| 4   | B3WI     | 1                | R/(W)* <sup>2</sup> | Bit 3 Write Inhibit   |
|     |          |                  |                     | The IEOVF bit can be written only when the write value of the B3WI bit is 0. This bit is always read as 1.  |
| 3   | IEOVF    | 0                | R/(W)*3             | Overflow Interrupt Enable   |
|     |          |                  |                     | Enables or disables an overflow interrupt request in interval timer mode.   |
|     |          |                  |                     | 0: Disables an overflow interrupt   |
|     |          |                  |                     | 1: Enables an overflow interrupt  |



#### 14.3.2 Interval Timer Mode

Figure 14.3 shows the operation in interval timer mode. To use the WDT as an interval timer, set the  $WT/\overline{IT}$  bit in TCSRWD2 to 1.

When the WDT is used as an interval timer, an interval timer interrupt request is generated each time the TCNT overflows. Therefore, an interval timer interrupt can be generated at intervals.



Figure 14.3 Interval Timer Mode Operation

### 14.3.3 Timing of Overflow Flag (OVF) Setting

Figure 14.4 shows the timing of the OVF flag setting. The OVF flag in TCSRWD2 is set to 1 if TCNT overflows. At the same time, a reset signal is output in watchdog timer mode and an interval timer interrupt is generated in interval timer mode.



Figure 14.4 Timing of OVF Flag Setting

## 15.5.3 Serial Data Transmission

Figure 15.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI31 (TXI32) interrupt request is generated.
- 3. 8-bit data is sent from the TXD31 (TXD32) pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD31 (TXD32) pin.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI31 (TEI32) is generated.
- 7. The SCK31 (SCK32) pin is fixed high.

Figure 15.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.



Figure 15.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode







Figure 15.17 (b) TDRE Setting and TXI Interrupt



Figure 15.17 (c) TEND Setting and TEI Interrupt

### 15.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 15.18.

Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$
... Formula (1)

Where N: Ratio of bit rate to clock (N = 16)

- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$ 

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.



Figure 15.18 Receive Data Sampling Timing in Asynchronous Mode

|     |          | Initial |     |  |                                      |  |  |  |
|-----|----------|---------|-----|--|--------------------------------------|--|--|--|
| Bit | Bit Name | Value   | R/W | Description  |                                      |  |  |  |
| 2   | BC2      | 0       | R/W | Bit Counter 2 to 0   |                                      |  |  |  |
| 1   | BC1      | 0       | R/W | These bits specify   | the number of bits to be transferred |  |  |  |
| 0   | BC0      | 0       | R/W | next. When read, the remaining number of transfer bits<br>is indicated. With the I <sup>2</sup> C bus format, the data is<br>transferred with one addition acknowledge bit. Bit BC2<br>to BC0 settings should be made during an interval<br>between transfer frames. If bits BC2 to BC0 are set to<br>value other than 000, the setting should be made while<br>the SCL pin is low. The value returns to 000 at the end<br>of a data transfer, including the acknowledge bit. With<br>the clock synchronous serial format, these bits should<br>not be modified. |                                      |  |  |  |
|     |          |         |     | I <sup>2</sup> C Bus Format  | Clock Synchronous Serial Format      |  |  |  |
|     |          |         |     | 000: 9 bits  | 000: 8 bits                          |  |  |  |
|     |          |         |     | 001: 2 bits  | 001: 1 bits                          |  |  |  |
|     |          |         |     | 010: 3 bits  | 010: 2 bits                          |  |  |  |
|     |          |         |     | 011: 4 bits  | 011: 3 bits                          |  |  |  |
|     |          |         |     | 100: 5 bits  | 100: 4 bits                          |  |  |  |
|     |          |         |     | 101: 6 bits  | 101: 5 bits                          |  |  |  |
|     |          |         |     | 110: 7 bits  | 110: 6 bits                          |  |  |  |
|     |          |         |     | 111: 8 bits  | 111: 7 bits                          |  |  |  |

#### (2) Power Supply Voltage and Operating Frequency Range





· Subactive mode

· Subsleep mode (except CPU)

· Watch mode (except CPU)

- Notes: 1. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (φ) is 2 MHz.
  - The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (φ) is 31.25 kHz.

#### (3) Analog Power Supply Voltage and A/D Converter Operating Frequency Range



- Notes: 1. The minimum operating frequency ( $\phi$ ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.
  - 2. The minimum operating frequency ( $\phi$ ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.



|                                 |        | Applicable    |   |                       | Value | S                                |      |                               |
|---------------------------------|--------|---------------|---|-----------------------|-------|----------------------------------|------|-------------------------------|
| Item                            | Symbol | Pins          | Test Condition  | Min.                  | Тур.  | Max.                             | Unit | Notes                         |
| Differential lineality<br>error |        |               | $\begin{array}{l} PGA \text{ bypass} \\ (DV_{cc} = 3.0 \text{ V}, \\ V_{ret} = 2.7 \text{ V}, \text{ conversion} \\ \text{speed} = 32 \ \mu \text{s})^{\ast^6} \end{array}$       | -                     | 1.3   | _                                | LSB  | *7                            |
|                                 |        |               |   | _                     | -0.8  | —                                | -    |                               |
| Offset error                    |        |               | $\begin{array}{l} PGA \text{ bypass} \\ (DV_{cc} = 3.0 \text{ V}, \\ V_{ref} = 2.7 \text{ V}, \text{ conversion} \\ \text{speed} = 32 \ \mu \text{s})^{\mathrm{s}^6} \end{array}$ | _                     | 10    | _                                | mV   | *7                            |
| Full scale error                |        |               | $\begin{array}{l} \mbox{PGA bypass} \\ (DV_{\rm cc}=3.0~V, \\ V_{\rm rel}=2.7~V, \mbox{ conversion} \\ \mbox{speed}=32~\mu s)^{\rm sc} \end{array}$                               | -                     | 28.0  | _                                | mV   | *7                            |
| PGA gain                        |        |               |   | _                     | 1/3   | _                                | V/V  |                               |
|                                 |        |               |   | _                     | 1     | _                                | V/V  |                               |
|                                 |        |               |   | _                     | 2     | _                                | V/V  |                               |
|                                 |        |               |   | _                     | 4     | _                                | V/V  |                               |
| PGA gain error                  | Tad    |               | PGA = 1/3,<br>DV <sub>cc</sub> = 3.0 V  | _                     | 6     | _                                | mV   | *7                            |
|                                 |        |               | PGA = 1,<br>DV <sub>cc</sub> = 3.0 V  | _                     | 7     | _                                | mV   |                               |
|                                 |        |               | PGA = 2,<br>DV <sub>cc</sub> = 3.0 V  | _                     | -20   | _                                | mV   |                               |
|                                 |        |               | PGA = 4,<br>DV <sub>cc</sub> = 3.0 V  | _                     | -44   | _                                | mV   |                               |
| Internal reference<br>voltage   |        | REF           |   | _                     | 1.17  | _                                | V    | * <sup>4</sup> * <sup>5</sup> |
| External reference voltage      |        | $V_{\rm ref}$ |   | $0.2 \text{ DV}_{cc}$ | _     | $0.9  \mathrm{DV}_{\mathrm{cc}}$ | V    |                               |



Figure B.4 Port 5 Block Diagram



Figure B.8 (b) Port 9 Block Diagram (P92)





MASS[Typ.] 1.2g

Previous Code FP-80A/FP-80AV

RENESAS Code PRQP0080JB-A

JEITA Package Code P-QFP80-14x14-0.65

Figure D.1 Package Dimensions (FP-80A)

RENESAS

61