

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8.4MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	40
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 15x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.13x19.13)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908as32acfne

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Description

Features of the CPU08 include:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit index register and stack pointer
- Memory-to-memory data transfers
- Fast 8 × 8 multiply instruction
- Fast 16/8 divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- C language support

1.3 MCU Block Diagram

Figure 1-1 shows the structure of the MC68HC908AS32A.



MCU Block Diagram



Figure 1-1. MCU Block Diagram for the MC68HC908AS32A



Memory

S0020 TM Status and Control Register (TSC) Mite Write TOF 0 TOF TSTOP TSTOP TRST 0 <	Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
S0020 Register (TSC) Write: 0 1000 TRST 1000 <		TIM Status and Control	Read:	TOF	TOIF	TSTOP	0	0	PS2	PS1	PS0
See page 237. Reset: 0 0 1 0 0 0 0 0 S0021 Reserved R	\$0020	Register (TSC)	Write:	0	TOIL	10101	TRST		1 02	101	
S0021 Reserved R <t< td=""><td></td><td>See page 237.</td><td>Reset:</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></t<>		See page 237.	Reset:	0	0	1	0	0	0	0	0
S0022 TIM Counter Register High (TCNTH) See page 238. Read: Reset. Bit 15 14 13 12 11 10 9 Bit 8 S0023 TIM Counter Register Low (TCNTH) See page 238. Reset: 0 <	\$0021	Reserved		R	R	R	R	R	R	R	R
Store Tim Counter Register High (TCNTH) Read: (TCNTH) Bit 15 14 13 12 11 10 9 Bit 8 Store See page 238 Reset: 0 </td <td></td>											
S0022 (TChTH) Write: Image: Control Register Low Reset: 0	TIM Counter Register Hig	TIM Counter Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
See page 238. Reset: 0	\$0022	(TCNTH)	Write:								
TIM Counter Register Low (TCMTL) Read: Write: Bit 7 6 5 4 3 2 1 Bit 0 S0023 TIM Counter Register Low (TMODH) Need: 0		See page 238.	Reset:	0	0	0	0	0	0	0	0
\$0023 TCNTL See page 238, (MODH) Write: Reset: Image: Control Register High (MODH) Write: (MODH) Image: Control Register High (MODH) Bit 15 14 13 12 11 10 9 Bit 8 \$0024 CMODH (MODH) Reset: 1		TIM Counter Register Low	Read:	Bit 7	6	5	4	3	2	1	Bit 0
See page 238 Reset: 0	\$0023	(TCNTL)	Write:								
S0024 TIM Modulo Register High (TMODH) Read: Write: Bit 15 14 13 12 11 10 9 Bit 8 S0024 TIM Modulo Register Low (TMODH) Read: Write: 1 <td></td> <td>See page 238.</td> <td>Reset:</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td>		See page 238.	Reset:	0	0	0	0	0	0	0	0
See page 239. Reset: 1	\$0024	TIM Modulo Register High (TMODH)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
S0025 TIM Modulo Register Low (TMODL) See page 239, See page 249, See page 249, See page 240, See page 240, See page 240, See page 241, See page 243, S0026 Read: CONTOL Register (TSC) (TCHOH) See page 243, See page 244, See S		See page 239.	Reset:	1	1	1	1	1	1	1	1
See page 239. Reset: 1	\$0025	TIM Modulo Register Low \$0025 (TMODL)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
S0026TIM Channel 0 Status and Control Register (TSC0) See page 240.Read: 0CHOIEMSOBMSOAELSOBELSOATOVOCHOMAXS0027TIM Channel 0 Register (TSC0) (TCH0H) See page 243.Read: Reset:00000000S0028TIM Channel 0 Register Low (TCH0H) See page 243.Read: Reset:Bit 1514131211109Bit 8S0028TIM Channel 0 Register Low (TCH0L) See page 243.Read: Reset:Bit 7654321Bit 0S0029TIM Channel 1 Status and Control Register (TSC1) See page 243.Read: Reset:CH1F 0CH1IE0MS1AELS1BELS1ATOV1CH1MAXS0029TIM Channel 1 Register High Control Register (TSC1) See page 243.Read: Reset:00000000S0024TIM Channel 1 Register Low (TCH1H) See page 243.Read: Reset:Bit 7654321Bit 8S0025TIM Channel 1 Register Low (TCH1H) See page 243.Read: Reset:Bit 7654321Bit 0S0026TIM Channel 2 Status and Control Register (TSC2) See page 243.Read: Read:Bit 7654321Bit 0S0027TIM Channel 2 Status and Control Register (TSC2) See page 243.Read: Read:CH2E OCH2E <b< td=""><td></td><td>See page 239.</td><td>Reset:</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></b<>		See page 239.	Reset:	1	1	1	1	1	1	1	1
S0026 Control Register (TSC0) See page 240. Write: 0 CHOLE MISOR ELSOR ELSOR FORO OINTAL S0026 TIM Channel 0 Register (TSC0) (TCH0H) Read: Bit 15 14 13 12 11 10 9 Bit 8 S0027 (TCH0H) (TCH0H) Write: Bit 15 14 13 12 11 10 9 Bit 8 S0028 (TCH0H) Write: Bit 7 6 5 4 3 2 1 Bit 0 S0028 (TCH0L) Write: Bit 7 6 5 4 3 2 1 Bit 0 S0029 Control Register (TSC1) Write: Bit 7 6 5 4 3 2 1 Bit 8 S0029 TIM Channel 1 Status and (Control Register (TSC1) Read: Dit 15 14 13 12 11 10 9 Bit 8 S0020 TIM Channel 1 Register Low (TCH1H) Reset: Indeterminate after reset <td rowspan="2">TIM Channel 0 Status an \$0026 Control Register (TSC</td> <td>TIM Channel 0 Status and</td> <td>Read:</td> <td>CH0F</td> <td rowspan="2">- CH0IE</td> <td>MOOR</td> <td>MSOA</td> <td></td> <td></td> <td>τονο</td> <td>CHOMAX</td>	TIM Channel 0 Status an \$0026 Control Register (TSC	TIM Channel 0 Status and	Read:	CH0F	- CH0IE	MOOR	MSOA			τονο	CHOMAX
See page 240. Reset: 0		Control Register (TSC0)	Write:	0		MOOD	NIGOA	LLOOD	LLOUA	1000	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		See page 240.	Reset:	0	0	0	0	0	0	0	0
See page 243.Reset:Indeterminate after resetTIM Channel 0 Register Low (TCHU) See page 243.Read: (TCHU) Beset:Bit 7654321Bit 0S0029TIM Channel 1 Status and Control Register (TSC1) See page 240.Read: Write:CH1F 00MS1AELS1BELS1ATOV1CH1MAXS0029Control Register (TSC1) See page 240.Read: Reset:0000000S002ATIM Channel 1 Register High (TCH1H) See page 243.Read: Write:Bit 15141131211109Bit 8S002BTIM Channel 1 Register Low (TCH1L) See page 243.Read: Reset:Bit 7654321Bit 0S002BTIM Channel 2 Status and Control Register (TSC2) See page 240.Read: (CH2EBit 7654321Bit 0S002BTIM Channel 2 Status and Control Register (TSC2) See page 240.Read: (CH2ECH2EMS2BMS2AELS2BELS2ATOV2CH2MAXS002CControl Register (TSC2) See page 240.Read: (CH2ECH2EMS2BMS2AELS2BELS2ATOV2CH2MAXS002CControl Register (TSC2) See page 240.0000000S002CControl Register (TSC2) See page 240.Read: Reset:CH2EMS2BMS2AELS2BE	\$0027	TIM Channel 0 Register High (TCH0H)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		See page 243.	Reset:		-		Indetermina	te after reset			
See page 243. Reset: TIM Channel 1 Status and Control Register (TSC1) Read: Urite: CH1F 0 MS1A ELS1B ELS1A TOV1 CH1MAX \$0029 Control Register (TSC1) See page 240. Write: 0 0 0 0 0 0 0 0 \$0024 TIM Channel 1 Register High (TCH1H) Read: (TCH1H) Bit 15 14 13 12 11 10 9 Bit 8 \$0028 TIM Channel 1 Register Low (TCH1L) Read: (TCH1L) Bit 7 6 5 4 3 2 1 Bit 0 \$0028 TIM Channel 2 Status and Control Register Low (TCH1L) Read: (CH2F MS2B MS2A ELS2B ELS2A TOV2 CH2MAX \$0020 Control Register (TSC2) See page 240. Write: 0 0 0 0 0 0 0 0 \$0020 Control Register (TSC2) See page 240. Read: CH2F CH2IE MS2B MS2A ELS2B ELS2A TOV2 CH2MAX \$0 0 0 0 0 0	\$0028	TIM Channel 0 Register Low (TCH0L)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
TIM Channel 1 Status and Control Register (TSC1) See page 240.Read: 0CH1F 0CH1IE0MS1AELS1BELS1ATOV1CH1MAX\$0029Control Register (TSC1) See page 240.Write: Reset:00000000TIM Channel 1 Register High (TCH1H) See page 243.Read: (TCH1H) See page 243.Bit 1514131211109Bit 8\$002BTIM Channel 1 Register Low (TCH1L) See page 243.Read: Write: Reset:Bit 7654321Bit 0\$002CTIM Channel 2 Status and Control Register (TSC2) See page 240.Read: Write:CH2F OCH2IEMS2BMS2AELS2BELS2ATOV2CH2MAX\$002CTIM Channel 2 Status and Control Register (TSC2) See page 240.O000000\$002CTIM Channel 2 Status and Control Register (TSC2) See page 240.CH2F Reset:CH2IEMS2BMS2AELS2BELS2ATOV2CH2MAX		See page 243.	Reset:								
\$0029 Control Register (TSC1) See page 240. Write: 0 O Image: All and all an		TIM Channel 1 Status and	Read:	CH1F	CH1IE	0	MS1A	ELS1B	FLS1A	TOV1	CH1MAX
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	\$0029	Control Register (TSC1)	Write:	0	011112			22010	LLOIM	1011	OTTIME OT
TIM Channel 1 Register High \$002ARead: (TCH1H) See page 243.Bit 1514131211109Bit 8\$002B(TCH1H) (TCH1L) See page 243.Bit 7654321Bit 0\$002B(TCH1L) (TCH1L) See page 243.Read: Write: Reset:Bit 7654321Bit 0\$002BTIM Channel 1 Register Low (TCH1L) See page 243.Read: Write: Reset:Bit 7654321Bit 0\$002CTIM Channel 2 Status and Control Register (TSC2) See page 240.Read: (CH2FCH2F CH2IECH2IE MS2BMS2AELS2B ELS2BELS2ATOV2 CH2MAXCH2MAX\$002CSee page 240.Write: Reset:0000000\$002CUUUUUUUUUUU		See page 240.	Reset:	0	0	0	0	0	0	0	0
See page 243. Reset: Indeterminate after reset TIM Channel 1 Register Low (TCH1L) Read: (TCH1L) Bit 7 6 5 4 3 2 1 Bit 0 \$002B (TCH1L) Write: See page 243. Bit 7 6 5 4 3 2 1 Bit 0 \$002C TIM Channel 2 Status and Control Register (TSC2) Read: CH2F CH2IE MS2B MS2A ELS2B ELS2A TOV2 CH2MAX \$002C See page 240. See page 240. 0 0 0 0 0 0 0	\$002A	TIM Channel 1 Register High (TCH1H)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
TIM Channel 1 Register Low \$002BRead: (TCH1L) See page 243.Bit 7654321Bit 0See page 243.Reset:Indeterminate after resetTIM Channel 2 Status and Control Register (TSC2) See page 240.Read:CH2F (CH2IECH2IEMS2BMS2AELS2BELS2ATOV2CH2MAX\$002CControl Register (TSC2) See page 240.Write:00000000\$002CControl Register (TSC2) See page 240.CH2EMS2BMS2AELS2BELS2ATOV2CH2MAX\$002CControl Register (TSC2) See page 240.O000000		See page 243.	Reset:				Indetermina	te after reset			
See page 243. Reset: Indeterminate after reset *002C TIM Channel 2 Status and Control Register (TSC2) See page 240. Read: CH2F CH2IE MS2B MS2A ELS2B ELS2A TOV2 CH2MAX *002C See page 240. Write: 0 0 0 0 0 0 0 0	\$002B	TIM Channel 1 Register Low (TCH1L)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Status and \$002CRead: Control Register (TSC2) See page 240.Read: Write: Reset:CH2F CH2IEMS2BMS2AELS2BELS2ATOV2CH2MAXSee page 240.Reset:00000000See page 240.Reset:00000000		See page 243.	Reset:				Indetermina	te after reset			
See page 240. Reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	\$002C	TIM Channel 2 Status and Control Register (TSC2)	Read: Write:	CH2F 0	CH2IE	MS2B	MS2A	ELS2B	ELS2A	TOV2	CH2MAX
= Unimplemented R = Reserved U = Unaffected		See page 240.	Reset:	0	0	0	0	0	0	0	0
					= Unimpler	nented	R	= Reserved	U = U	naffected	

Figure 2-2. I/O Data, Status and Control Registers (Sheet 4 of 6)



Memory

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
ADC Input Clock Register	Read:	ADIV2				0	0	0	0
(ADICLK)	Write:	ADIVZ	ADIVI	ADIVU	ADIOLIN				
See page 65.	Reset:	0	0	0	0	0	0	0	0
BDLC Analog and Roundtrip	Read:	ATE		0	0	PO2	PO2	PO1	DOD
Delay Register (BARD)	Write:	AIE	NAFUL	R	R	B03	B02	DOT	воо
See page 85.	Reset:	1	1	0	0	0	1	1	1
BDLC Control Register 1	Read:	IMSG	CLKS	R1	BO	0	0	IF	WCM
(BCR1)	Write:	INIOCI	OENO		110	R	R		WOM
See page 86.	Reset:	1	1	1	0	0	0	0	0
BDLC Control Register 2	Read:			BX4XF	NBES	TEOD	TSIFR	TMIFR1	TMIFR0
(BCR2)	Write:	12001	5200	TUCULE	1121 0	1200			
See page 88.	Reset:	1	1	0	0	0	0	0	0
BDLC State Vector Register	Read:	0	0	13	12	11	10	0	0
(BSVR)	Write:	R	R	R	R	R	R	R	R
See page 92.	Reset:	0	0	0	0	0	0	0	0
BDLC Data Register	Read:	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0
(BDR) See page 94	Write:								
See page 34.	Reset:				Unaffecte	d by reset			
Reserved		B	в	R	в	B	B	R	B
noorvou									
	L								
PIT Status and Control	Read:	POF	POIE	PSTOP	0	0	5500	PPS1	PPS0
Register (PSC)	Write:	0			PRST		PPS2		
See page 147.	Reset:	0	0	1	0	0	0	0	0
PIT Counter Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
(PCNTH)	Write:								
See page 148.	Reset:	0	0	0	0	0	0	0	0
PIT Counter Register Low	Read:	Bit 7	6	5	4	3	2	1	Bit 0
(PCNTL)	Write:								
See page 148.	Reset:	0	0	0	0	0	0	0	0
PIT Counter Modulo Register	Read:			10	10		10	_	D14 0
High (PMODH)	Write:	BIT 15	14	13	12	11	10	9	BIT 8
See page 149.	Reset:	1	1	1	1	1	1	1	1
PIT Counter Modulo Register	Read:	Di+ 7	e	F	Λ	2	0	4	Rit O
Low (PMODL)	Write:	DIL /	0	5	4	3	2	I	DILU
See page 149.	Reset:	1	1	1	1	1	1	1	1
	[= Unimpler	nented	R	= Reserved	U = U	naffected	
Figure 2-2.	I/O D	ata, Sta	tus and	Control	Register	rs (Sheel	t 6 of 6)		
	Register Name ADC Input Clock Register (ADICLK) See page 65. BDLC Analog and Roundtrip Delay Register (BARD) See page 85. BDLC Control Register 1 (BCR1) See page 86. BDLC Control Register 2 (BCR2) See page 88. BDLC State Vector Register (BSVR) See page 92. BDLC Data Register (BDR) See page 94. Reserved PIT Status and Control Register (PSC) See page 147. PIT Counter Register High (PCNTH) See page 148. PIT Counter Register Low (PCNTL) See page 148. PIT Counter Modulo Register High (PMODH) See page 149. PIT Counter Modulo Register Low (PMODL) See page 149.	Register NameRead: (ADICLK) See page 65.Read: Reset: Reset: BDLC Analog and Roundtrip Delay Register (BARD) See page 85.Read: Reset: Reset: BDLC Control Register 1 (BCR1) See page 86.Read: Reset: Reset: BDLC Control Register 2 (BCR2) See page 88.Read: Reset: Reset: BDLC State Vector Register (BSVR) See page 92. Reset: BDLC Data Register (BSVR) See page 94.Read: Reset: Reset: Reset: Reset: Reset: Reset: Reset: Reset: BDLC Data Register (BDR) See page 94.Read: Reset: PIT Counter Register High (PCNTH) See page 148. Reset: PIT Counter Register Low (PCNTL) See page 148. Reset: PIT Counter Modulo Register High (PMODH) See page 149. Reset: PIT Counter Modulo Register High (PMODH) See page 149. Reset: PIT Counter Modulo Register High (PMODH) Reset: Reset: PIT Counter Modulo Register High (PMODH) Reset: Reset: PIT Counter Modulo Register High (PMODH) Reset: Reset: Reset: Reset: Reset: Reset: Reset: Reset: Reset: 	Register NameBit 7ADC Input Clock Register (ADICLK) See page 65.Read: Write:ADIV2BDLC Analog and Roundtrip Delay Register (BARD) See page 85.Read: Reset:1BDLC Control Register 1 (BCR1)Read: (BCR2)IMSGBDLC Control Register 2 (BCR2)Read: Write:1BDLC Control Register 2 (BCR2)Read: Reset:1BDLC Control Register 2 (BCR2)Read: Write:1BDLC State Vector Register (BSVR) See page 92.Read: Reset:0BDLC Data Register (BDR) See page 94.Read: Reset:0PIT Status and Control Register (PSC) See page 147.Read: Reset:0PIT Counter Register (PSC) See page 148.Read: Reset:0PIT Counter Register Low (PCNTH) See page 148.Read: Reset:0PIT Counter Modulo Register High (PMODH) See page 149.Bit 15PIT Counter Modulo Register High (PMODH) See page 149.Bit 15PIT Counter Modulo Register Low (PMODL) See page 149.Bit 15PIT Counter Modulo Register Low (PMODL) See page 149.Bit 15PIT Counter Modulo Register Low (PMODL) See page 149.Bit 7PIT Counter Modulo Register Low (P	Register NameBit 76ADC Input Clock Register (ADICLK) See page 65.Read: Reset:ADIV2ADIV1BDLC Analog and Roundtrip Delay Register (BARD) See page 85.Read: Reset:ATERXPOLBDLC Control Register 1 (BCR1)Read: (BCR2)IIISGCLKSBDLC Control Register 2 (BCR2)Read: (BCR2)ALOOPDLOOPBDLC Control Register 2 (BCR2)Read: (BCR2)ALOOPDLOOPBDLC State Vector Register (BSVR)Read: (BDR) Nirte:ALOOPDLOOPBDLC Data Register (BDR) See page 94.Read: Read:00BDLC Data Register (BDR) See page 94.Read: Read:BD7BD6PIT Status and Control Register (PSC) See page 144.Read: Reset:00PIT Counter Register High (PCNTH) See page 148.Read: Reset:00PIT Counter Register High (PCNTL) See page 148.Read: Reset:00PIT Counter Register Low (PCNTL) See page 148.Bit 1514PIT Counter Modulo Register Low (PMODL) See page 149.Bit 15<	Register NameBit 765ADC Input Clock Register (ADICLK) See page 66.Read: Reset: $ADIV2$ $ADIV1$ $ADIV0$ BDLC Analog and Roundtrip Delay Register (BARD) See page 86.Read: Reset: ATE $RXPOL$ O BDLC Control Register (BCR1) See page 86.Read: Reset: II 1 O BDLC Control Register (BCR2) See page 88.Read: Reset: II II II BDLC State Vector Register (BDR) See page 94.Read: Reset: O O O BDLC Data Register (BDR) See page 94.Read: Reset: $BD7$ $BD6$ $BD5$ PIT Status and Control Register (PSC) See page 147.Read: Reset: POF POIE $PSTOP$ PIT Counter Register Low (PCNTH) See page 148.Read: Reset: O O O PIT Counter Register Low (PCNTH) See page 148.Read: Reset: $Bit 15$ $I4$ $I3$ PIT Counter Register Low (PCNTH) See page 149.Read: Reset: $Bit 7$ 6 5 PIT Counter Register Low (PCNTH) See page 149.Read: Reset: $Bit 7$ 6 5 PIT Counter Modulo Register High (PMODH) See page 149.Read: Read: $Bit 7$ 6 5 PIT Counter Modulo Register Low (PMODL) See page 149.Read: Read: $Bit 7$ 6 5 PIT Counter Modulo Register Low (PMODL) See page 149.Read: Read: $Bit 7$ 6 5 PIT Counter Modulo Register<	Register Name Bit 7 6 5 4 ADC Input Clock Register (ADICLK) See page 65. Read: (ADIV2) ADIV1 ADIV0 ADICLK BDLC Analog and Roundtrip Delay Register (BARD) See page 85. Read: Reset: ATE RXPOL 0 0 BDLC Control Register 1 (BCR2) See page 86. Read: (BCR2) See page 88. ATE RXPOL R R BDLC Control Register 2 (BCR2) See page 88. Read: (BCR2) See page 88. I 1 0 0 BDLC State Vector Register (BDR) See page 94. Read: (BDR) See page 94. ALOOP DLOOP RX4XE NBFS BDLC Data Register (BDR) See page 94. Read: (BDR) See page 94. 0 0 0 0 Reserved Read: (BCR) Reset: DOF POF POIE PSTOP 0 PIT Status and Control Register (PSC) See page 148. Read: (PCNTH) See page 148. Bit 15 14 13 12 PIT Counter Register High (PCNTH) See page 148. Read: (BT 7 6 5 4 PIT Counter Register CON (PCNTL) See page 148. Read: Low (PMODL) See page 149. Bi	Register Name Bit 7 6 5 4 3 ADC Input Clock Register (ADICLK) See page 65, BebLC Analog and Roundhip Delay Register (BARM) See page 86, BDLC Control Register 1 Read: (MSG ADIV2 ADIV1 ADIV0 ADICLK 0 BDLC Analog and Roundhip Delay Register (BARM) See page 86, BDLC Control Register 1 Read: (BCR1) MSG CLKS R1 R0 0 BDLC Control Register 1 (BCR1) Read: (BCR1) Read: (BCR1) MSG CLKS R1 R0 0 BDLC Control Register 2 (BCR2) Read: (BCR1) MISG CLKS R1 R0 0 0 BDLC State Vector Register (BSVR) Read: (BCR1) Read: 0 0 0 0 0 0 0 BDLC Data Register (BCR3) Read: (BCR1) Write: BD7 BD6 BD5 BD4 BD3 Reserved Read: (PCNTH) See page 148, (PCNTH) Read: (PCNTH) See page 148, (PCNTH) PIT Counter Register (PSC) See page 148, PIT Counter Register Low (PCNTH) See page 148, PIT Counter Register Low (PCNTH) See page 148, PIT Counter Register Low (PCNTH) See page 148, Reset: 0 0 0	Register Name Bit 7 6 5 4 3 2 ADC Input Clock Register (ADICLK) Read: Virite: ADIV2 ADIV1 ADIV0 ADICLK 0 0 See page 65. Read: Delay Register (BARD) Read: Write: 0 <t< td=""><td>Register Name Bit 7 6 5 4 3 2 1 ADC input Clock Register (ADCLK) Radit (ADCLK) ADIV2 ADIV1 ADIV0 ADIV0 ADIV1 ADIV0 ADIV1 0 <t< td=""></t<></td></t<>	Register Name Bit 7 6 5 4 3 2 1 ADC input Clock Register (ADCLK) Radit (ADCLK) ADIV2 ADIV1 ADIV0 ADIV0 ADIV1 ADIV0 ADIV1 0 <t< td=""></t<>



Byte Data Link Controller (BDLC)

4.5.1 Protocol Architecture

The protocol handler contains the state machine, Rx shadow register, Tx shadow register, Rx shift register, and loopback multiplexer as shown in Figure 4-14.



TO CPU INTERFACE AND Rx/Tx BUFFERS

Figure 4-14. BDLC Protocol Handler Outline

4.5.2 Rx and Tx Shift Registers

The Rx shift register gathers received serial data bits from the J1850 bus and makes them available in parallel form to the Rx shadow register. The Tx shift register takes data, in parallel form, from the Tx shadow register and presents it serially to the state machine so that it can be transmitted onto the J1850 bus.

4.5.3 Rx and Tx Shadow Registers

Immediately after the Rx shift register has completed shifting in a byte of data, this data is transferred to the Rx shadow register and RDRF or RXIFR is set (see 4.6.4 BDLC State Vector Register) and an interrupt is generated if the interrupt enable bit (IE) in BCR1 is set. After the transfer takes place, this new data byte in the Rx shadow register is available to the CPU interface, and the Rx shift register is ready to shift in the next byte of data. Data in the Rx shadow register must be retrieved by the CPU before it is overwritten by new data from the Rx shift register.

Once the Tx shift register has completed its shifting operation for the current byte, the data byte in the Tx shadow register is loaded into the Tx shift register. After this transfer takes place, the Tx shadow register is ready to accept new data from the CPU when TDRE flag in BSVR is set.

Byte Data Link Controller (BDLC)

passive, a normalization bit (active) must be generated by the responder and sent prior to its ID/address byte. When there are multiple responders on the J1850 bus, only one normalization bit is sent which assists all other transmitting nodes to sync up their response.

TSIFR — Transmit Single Byte IFR with No CRC (Type 1 or 2) Bit

The TSIFR bit is used to request the BDLC to transmit the byte in the BDLC data register (BDR, \$003F) as a single byte IFR with no CRC. Typically, the byte transmitted is a unique identifier or address of the transmitting (responding) node. See Figure 4-19.

- 1 = If this bit is set prior to a valid EOD being received with no CRC error, once the EOD symbol has been received the BDLC will attempt to transmit the appropriate normalization bit followed by the byte in the BDR.
- 0 = The TSIFR bit will be cleared automatically, once the BDLC has successfully transmitted the byte in the BDR onto the bus, or TEOD is set, or an error is detected on the bus.



NB = Normalization Bit

ID = Identifier (usually the physical address of the responder(s))

HEADER = Specifies one of three frame lengths

Figure 4-19. Types of In-Frame Response (IFR)

If the programmer attempts to set the TSIFR bit immediately after the EOD symbol has been received from the bus, the TSIFR bit will remain in the reset state and no attempt will be made to transmit the IFR byte.

If a loss of arbitration occurs when the BDLC attempts to transmit and after the IFR byte winning arbitration completes transmission, the BDLC will again attempt to transmit the BDR (with no normalization bit). The BDLC will continue transmission attempts until an error is detected on the bus, or TEOD is set, or the BDLC transmission is successful.

If loss or arbitration occurs in the last two bits of the IFR byte, two additional 1 bits will not be sent out because the BDLC will attempt to retransmit the byte in the transmit shift register after the IRF byte winning arbitration completes transmission.



Clock Generator Module (CGM)

noise injected into the PLL through the filter capacitor, filter capacitor leakage, stray impedances on the circuit board, and even humidity or circuit board contamination.

5.9.3 Choosing a Filter Capacitor

As described in 5.9.2 Parametric Influences on Reaction Time, the external filter capacitor, C_F, is critical to the stability and reaction time of the PLL. The PLL is also dependent on reference frequency and supply voltage. The value of the capacitor must, therefore, be chosen with supply potential and reference frequency in mind. For proper operation, the external filter capacitor must be chosen according to this equation:

$$C_{F} = C_{Fact} \left(\frac{V_{DDA}}{f_{CGMRDV}} \right)$$

For acceptable values of C_{Fact} , (refer to 19.1 Introduction). For the value of V_{DDA} , choose the voltage potential at which the MCU is operating. If the power supply is variable, choose a value near the middle of the range of possible supply values.

This equation does not always yield a commonly available capacitor size, so round to the nearest available size. If the value is between two different sizes, choose the higher value for better stability. Choosing the lower size may seem attractive for acquisition time improvement, but the PLL may become unstable. Also, always choose a capacitor with a tight tolerance ($\pm 20\%$ or better) and low dissipation.

5.9.4 Reaction Time Calculation

The actual acquisition and lock times can be calculated using the equations below. These equations yield nominal values under the following conditions:

- Correct selection of filter capacitor, C_F (see 5.9.3 Choosing a Filter Capacitor for more information).
- Room temperature operation
- Negligible external leakage on CGMXFC
- Negligible noise

The K factor in the equations is derived from internal PLL parameters. K_{ACQ} is the K factor when the PLL is configured in acquisition mode, and K_{TRK} is the K factor when the PLL is configured in tracking mode. See 5.3.2.2 Acquisition and Tracking Modes for more information.

$$t_{ACQ} = \left(\frac{V_{DDA}}{f_{CGMRDV}}\right) \left(\frac{8}{K_{ACQ}}\right)$$
$$t_{AL} = \left(\frac{V_{DDA}}{f_{CGMRDV}}\right) \left(\frac{4}{K_{TRK}}\right)$$
$$t_{Lock} = t_{ACQ} + t_{AL}$$

NOTE

The inverse proportionality between the lock time and the reference frequency.



Clock Generator Module (CGM)



LVIOUT — LVI Output Bit

This read-only flag becomes set when the V_{DD} voltage falls below the LVI_{TRIPF} voltage (see Table 11-1). Reset clears the LVIOUT bit.

V _{DD}	
At Level:	211001
V _{DD} > ^{LVI} TRIPR	0
V _{DD} < LVI _{TRIPF}	1
LVITRIPF < VDD < LVITRIPR	Previous value

Table 11-1. LVIOUT Bit Indication

11.5 LVI Interrupts

The LVI module does not generate interrupt requests.

11.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

11.6.1 Wait Mode

With the LVIPWR bit in the configuration register programmed to 1, the LVI module is active after a WAIT instruction.

With the LVIRST bit in the configuration register programmed to 1, the LVI module can generate a reset and bring the MCU out of wait mode.

11.6.2 Stop Mode

With the LVISTOP and LVIPWR bits in the configuration register programmed to a 1, the LVI module will be active after a STOP instruction. Because CPU clocks are disabled during stop mode, the LVI trip will generate a reset and bring the MCU out of stop.

With the LVIPWR bit in the configuration register programmed to a 1 and the LVISTOP bit at 0, the LVI module will be inactive after a STOP instruction.

NOTE

The LVI feature is intended to provide the safe shutdown of the microcontroller and thus protection of related circuitry prior to any application V_{DD} voltage collapsing completely to an unsafe level. It is not intended that users operate the microcontroller at lower than the specified operating voltage (V_{DD}).





TXINV — Transmit Inversion Bit

This read/write bit reverses the polarity of transmitted data. Reset clears the TXINV bit.

- 1 = Transmitter output inverted
- 0 = Transmitter output not inverted

NOTE

Setting the TXINV bit inverts all transmitted values, including idle, break, start, and stop bits.

M — Mode (Character Length) Bit

This read/write bit determines whether SCI characters are eight or nine bits long. See Table 14-5. The ninth bit can serve as an extra stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears the M bit.

1 = 9-bit SCI characters

0 = 8-bit SCI characters

WAKE — Wakeup Condition Bit

This read/write bit determines which condition wakes up the SCI: a 1 (address mark) in the most significant bit position of a received character or an idle condition on the RxD pin. Reset clears the WAKE bit.

1 = Address mark wakeup

0 = Idle line wakeup

ILTY — Idle Line Type Bit

This read/write bit determines when the SCI starts counting 1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears the ILTY bit.

1 = Idle character bit count begins after stop bit

0 = Idle character bit count begins after start bit

PEN — Parity Enable Bit

This read/write bit enables the SCI parity function (see Table 14-5). When enabled, the parity function inserts a parity bit in the most significant bit position (see Table 14-4). Reset clears the PEN bit.

1 = Parity function enabled

0 = Parity function disabled

PTY — Parity Bit

This read/write bit determines whether the SCI generates and checks for odd parity or even parity (see Table 14-5). Reset clears the PTY bit.

1 = Odd parity

0 = Even parity

NOTE

Changing the PTY bit in the middle of a transmission or reception can generate a parity error.



Serial Communications Interface (SCI)

RPF before disabling the SCI module or entering stop mode can show whether a reception is in progress.

- 1 = Reception in progress
- 0 = No reception in progress

14.8.6 SCI Data Register

The SCI data register is the buffer between the internal data bus and the receive and transmit shift registers. Reset has no effect on data in the SCI data register.

Address:	\$0018									
	Bit 7	6	5	4	3	2	1	Bit 0		
Read:	R7	R6	R5	R4	R3	R2	R1	R0		
Write:	T7	T6	T5	T4	Т3	T2	T1	T0		
Reset:	Unaffected by reset									

Figure 14-15. SCI Data Register (SCDR)

R7/T7:R0/T0 — Receive/Transmit Data Bits

Reading address \$0018 accesses the read-only received data bits, R7:R0. Writing to address \$0018 writes the data to be transmitted, T7:T0. Reset has no effect on the SCI data register.

NOTE

Do not use read-modify-write instructions on the SCI data register.

14.8.7 SCI Baud Rate Register

The baud rate register selects the baud rate for both the receiver and the transmitter.



Figure 14-16. SCI Baud Rate Register (SCBR)

SCP1 and SCP0 — SCI Baud Rate Prescaler Bits

These read/write bits select the baud rate prescaler divisor as shown in Table 14-6. Reset clears SCP1 and SCP0.

Table 14-6. SCI Baud Rate Prescaling

SCP[1:0]	Prescaler Divisor (PD)
00	1
01	3
10	4
11	13



15.3.2 Active Resets from Internal Sources

All internal reset sources actively pull the RST pin low for 32 CGMXCLK cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles (see Figure 15-5). An internal reset can be caused by an illegal address, illegal opcode, COP timeout, LVI, or POR (see Figure 15-6). Note that for LVI or POR resets, the SIM cycles through 4096 CGMXCLK cycles during which the SIM forces the RST pin low. The internal reset signal then follows the sequence from the falling edge of RST shown in Figure 15-5.

The COP reset is asynchronous to the bus clock.

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU.





Figure 15-6. Sources of Internal Reset

Table	15-2.	Reset	Recovery	Timing
-------	-------	-------	----------	--------

Reset Recovery Type	Actual Number of Cycles
POR/LVI	4163 (4096 + 64 + 3)
All others	67 (64 + 3)



15.3.2.4 Illegal Address Reset

An opcode fetch from an unmapped address generates an illegal address reset. The SIM verifies that the CPU is fetching an opcode prior to asserting the ILAD bit in the SIM reset status register SRSR) and resetting the MCU. A data fetch from an unmapped address does not generate a reset. The SIM actively pulls down the RST pin for all internal reset sources.

15.3.2.5 Low-Voltage Inhibit (LVI) Reset

The low-voltage inhibit module (LVI) asserts its output to the SIM when the V_{DD} voltage falls to the V_{LVII} voltage. The LVI bit in the SIM reset status register (SRSR) is set and a chip reset is asserted if the LVIPWRD and LVIRSTD bits in the CONFIG1 register are at 0. The RST pin will be held low until the SIM counts 4096 CGMXCLK cycles after V_{DD} rises above V_{LVIR} . Another sixty-four CGMXCLK cycles later, the CPU is released from reset to allow the reset vector sequence to occur. See Chapter 11 Low-Voltage Inhibit (LVI).

15.4 SIM Counter

The SIM counter is used by the power-on reset module (POR) and in stop mode recovery to allow the oscillator time to stabilize before enabling the internal bus (IBUS) clocks. The SIM counter also serves as a prescaler for the computer operating properly module (COP). The SIM counter overflow supplies the clock for the COP module. The SIM counter is 12 bits long and is clocked by the falling edge of CGMXCLK.

15.4.1 SIM Counter During Power-On Reset

The power-on reset module (POR) detects power applied to the MCU. At power-on, the POR circuit asserts the signal PORRST. Once the SIM is initialized, it enables the clock generation module (CGM) to drive the bus clock state machine.

15.4.2 SIM Counter During Stop Mode Recovery

The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the CONFIG1 register. If the SSREC bit is a 1, then the stop recovery is reduced from the normal delay of 4096 CGMXCLK cycles down to 32 CGMXCLK cycles. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared.

NP

Serial Peripheral Interface (SPI)



Figure 16-1. Block Diagram Highlighting SPI Block and Pins

The generic names of the SPI I/O registers are:

- SPI control register (SPCR)
- SPI status and control register (SPSCR)
- SPI data register (SPDR)







Figure 16-13. SPI Status and Control Register (SPSCR)

SPRF — SPI Receiver Full Bit

This clearable, read-only flag is set each time a byte transfers from the shift register to the receive data register. SPRF generates a CPU interrupt request if the SPRIE bit in the SPI control register is set also.

During an SPRF CPU interrupt, the CPU clears SPRF by reading the SPI status and control register with SPRF set and then reading the SPI data register. Any read of the SPI data register clears the SPRF bit. Reset clears the SPRF bit.

1 = Receive data register full

0 = Receive data register not full

ERRIE — Error Interrupt Enable Bit

This read-only bit enables the MODF and OVRF flags to generate CPU interrupt requests. Reset clears the ERRIE bit.

1 = MODF and OVRF can generate CPU interrupt requests

0 = MODF and OVRF cannot generate CPU interrupt requests

OVRF — Overflow Bit

This clearable, read-only flag is set if software does not read the byte in the receive data register before the next byte enters the shift register. In an overflow condition, the byte already in the receive data register is unaffected, and the byte that shifted in last is lost. Clear the OVRF bit by reading the SPI status and control register with OVRF set and then reading the SPI data register. Reset clears the OVRF flag.

- 1 = Overflow
- 0 = No overflow

MODF — Mode Fault Bit

This clearable, read-only flag is set in a slave SPI if the \overline{SS} pin goes high during a transmission. In a master SPI, the MODF flag is set if the \overline{SS} pin goes low at any time. Clear the MODF bit by reading the SPI status and control register with MODF set and then writing to the SPI data register. Reset clears the MODF bit.

 $1 = \overline{SS}$ pin at inappropriate logic level

 $0 = \overline{SS}$ pin at appropriate logic level

SPTE — SPI Transmitter Empty Bit

This clearable, read-only flag is set each time the transmit data register transfers a byte into the shift register. SPTE generates an SPTE CPU interrupt request if the SPTIE bit in the SPI control register is set also.

NOTE

Do not write to the SPI data register unless the SPTE bit is high.

Timer Interface Module (TIM)



Figure 17-1. Block Diagram Highlighting TIM Block and Pins





Figure 17-2. TIM Block Diagram



Monitor Module (MON)



Figure 18-6. Normal Monitor Mode Circuit

18.3.1.1 Monitor Mode Entry

Table 18-1 shows the pin conditions for entering monitor mode. As specified in the table, monitor mode may be entered after a power-on reset (POR) and will allow communication provided the pin and clock conditions are met.

The rising edge of the internal RST signal latches the monitor mode. Once monitor mode is latched, the values on PTC0, PTC1, and PTC3 pins can be changed.

Once out of reset, the MCU waits for the host to send eight security bytes (see 18.3.2 Security). After the security bytes, the MCU sends a break signal (10 consecutive logic 0s) to the host, indicating that it is ready to receive a command.

18.3.1.2 Monitor Vectors

In monitor mode, the MCU uses different vectors for reset, SWI (software interrupt), and break interrupt than those for user mode. The alternate vectors are in the \$FE page instead of the \$FF page and allow code execution from the internal monitor firmware instead of user code. The COP module is disabled in monitor mode as long as V_{TST}, is applied to either the IRQ pin or the RST pin.

Table 18-2 summarizes the differences between user mode and monitor mode regarding vectors.



modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6.



Figure 18-12. Stack Pointer at Monitor Mode Entry

18.3.2 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

NOTE Do not leave locations \$FFF6–\$FFFD blank. For security reasons, program locations \$FFF6–\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6-\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. See Figure 18-13.



Figure 18-13. Monitor Mode Entry Timing



19.12 Byte Data Link Controller (BDLC) Characteristics

19.12.1 BDLC Transmitter VPW Symbol Timings

Characteristic ^{(1), (2)}	Number	Symbol	Min	Тур	Max	Unit
Passive logic 0	10	t _{TVP1}	62	64	66	μs
Passive logic 1	11	t _{TVP2}	126	128	130	μs
Active logic 0	12	t _{TVA1}	126	128	130	μs
Active logic 1	13	t _{TVA2}	62	64	66	μs
Start-of-frame (SOF)	14	t _{TVA3}	198	200	202	μs
End-of-data (EOD)	15	t _{TVP3}	198	200	202	μs
End-of-frame (EOF)	16	t _{TV4}	278	280	282	μs
Inter-frame separator (IFS)	17	t _{TV6}	298	300	302	μs

1. f_{BDLC} = 1.048576 or 1.0 MHz, V_{DD} = 5.0 V \pm 10%, V_{SS} = 0 V

2. See Figure 19-3.

19.12.2 BDLC Receiver VPW Symbol Timings

Characteristic ^{(1), (2), (3)}	Number	Symbol	Min	Тур	Мах	Unit
Passive logic 0	10	t _{TRVP1}	34	64	96	μs
Passive logic 1	11	t _{TRVP2}	96	128	163	μs
Active logic 0	12	t _{TRVA1}	96	128	163	μs
Active logic 1	13	t _{TRVA2}	34	64	96	μs
Start-of-frame (SOF)	14	t _{TRVA3}	163	200	239	μs
End-of-data (EOD)	15	t _{TRVP3}	163	200	239	μs
End-of-frame (EOF)	16	t _{TRV4}	239	280	320	μs
Break	18	t _{TRV6}	280	_	—	μs

1. f_{BDLC} = 1.048576 or 1.0 MHz, V_{DD} = 5.0 V \pm 10%, V_{SS} = 0 V

2. The receiver symbol timing boundaries are subject to an uncertainty of 1 t_{BDLC} µs due to sampling considerations.

3. See Figure 19-3.