E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8.4MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	40
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 15x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LCC (J-Lead)
Supplier Device Package	52-PLCC (19.1x19.1)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908as32amfne

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



List of Chapters

Chapter 1 General Description
Chapter 2 Memory
Chapter 3 Analog-to-Digital Converter (ADC)59
Chapter 4 Byte Data Link Controller (BDLC)67
Chapter 5 Clock Generator Module (CGM)97
Chapter 6 Configuration Register (CONFIG1)115
Chapter 7 Configuration Register (CONFIG2)117
Chapter 8 Computer Operating Properly (COP)119
Chapter 9 Central Processor Unit (CPU)123
Chapter 10 External Interrupt Module (IRQ)135
Chapter 11 Low-Voltage Inhibit (LVI)
Chapter 12 Programmable Interrupt Timer (PIT)145
Chapter 13 Input/Output Ports151
Chapter 14 Serial Communications Interface (SCI)
Chapter 15 System Integration Module (SIM)189
Chapter 16 Serial Peripheral Interface (SPI)
Chapter 17 Timer Interface Module (TIM)
Chapter 18 Development Support
Chapter 19 Electrical Specifications
Chapter 20 Ordering Information and Mechanical Specifications



Table of Contents

2.8.1.7	EEPROM Programming	3
2.8.1.8	EEPROM Erasing	4
2.8.2	EEPROM Register Descriptions 4	5
2.8.2.1	EEPROM Control Register	5
2.8.2.2	EEPROM Array Configuration Register 4	6
2.8.2.3	EEPROM Nonvolatile Register	8
2.8.2.4	EEPROM Timebase Divider Register 4	8
2.8.2.5	EEPROM Timebase Divider Nonvolatile Register	9
2.8.3	Low-Power Modes	0
2.8.3.1	Wait Mode	0
2.8.3.2	Stop Mode	0
2.9	FLASH Memory (FLASH)	0
2.9.1	FLASH Control and Block Protect Registers 5	1
2.9.1.1	FLASH Control Register	1
2.9.1.2	FLASH Block Protect Register	2
2.9.2	FLASH Block Protection.	3
2.9.3	FLASH Page Erase Operation	4
2.9.4	FLASH Mass Erase Operation	5
2.9.5	FLASH Program Operation	5
2.9.6	Low-Power Modes	8
2.9.6.1	Wait Mode	8
2.9.6.2	Stop Mode	8

Chapter 3 Analog-to-Digital Converter (ADC)

3.1	Introduction	;9
3.2	Features	59
3.3	Functional Description	;9
3.3.1	ADC Port I/O Pins	;9
3.3.2	Voltage Conversion	30
3.3.3	Conversion Time	51
3.3.4	Continuous Conversion	51
3.3.5	Accuracy and Precision	<u>5</u> 2
3.4	Interrupts	32
3.5	Low-Power Modes	32
3.5.1	Wait Mode	52
3.5.2	Stop Mode	62
3.6	I/O Signals	32
3.6.1	ADC Analog Power Pin (V _{DDAREF})/ADC Voltage Reference Pin (V _{REFH})	32
3.6.2	ADC Analog Ground Pin (V _{SSA})/ADC Voltage Reference Low Pin (V _{REFL}) 6	33
3.6.3	ADC Voltage In (ADCVIN)	33
3.7	I/O Registers	33
3.7.1	ADC Status and Control Register 6	33
3.7.2	ADC Data Register	35
3.7.3	ADC Input Clock Register 6	35



Table of Contents

19.12 By	te Data Link Controller (BDLC) Characteristics	269
19.12.1	BDLC Transmitter VPW Symbol Timings	269
19.12.2	BDLC Receiver VPW Symbol Timings.	269
19.12.3	BDLC Transmitter DC Electrical Characteristics	270
19.12.4	BDLC Receiver DC Electrical Characteristics	270

Chapter 20 Ordering Information and Mechanical Specifications

20.1	Introduction	271
20.2	MC Order Numbers	271
20.3	Package Dimensions	271



General Description



Vector Addresses and Priority

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0013	SCI Control Register 1 (SCC1)	Read: Write:	LOOPS	ENSCI	TXINV	М	WAKE	ILTY	PEN	ΡΤΥ
	See page 178.	Reset:	0	0	0	0	0	0	0	0
\$0014	SCI Control Register 2 (SCC2)	Read: Write:	SCTIE	TCIE	SCRIE	ILIE	TE	RE	RWU	SBK
	See page 180.	Reset:	0	0	0	0	0	0	0	0
	SCI Control Register 3	Read:	R8	ΤΩ	B	P			FEIE	DEIE
\$0015	(SCC3)	Write:		10			OTTL			
	See page 182.	Reset:	U	U	0	0	0	0	0	0
	SCI Status Register 1	Read:	SCTE	TC	SCRF	IDLE	OR	NF	FE	PE
\$0016	(SCS1)	Write:								
	See page 183.	Reset:	1	1	0	0	0	0	0	0
	SCI Status Register 2	Read:	0	0	0	0	0	0	BKF	RPF
\$0017	(SCS2)	Write:								
	See page 185.	Reset:	0	0	0	0	0	0	0	0
	SCI Data Register	Read:	R7	R6	R5	R4	R3	R2	R1	R0
\$0018	(SCDR)	Write:	T7	T6	T5	T4	Т3	T2	T1	Т0
	See page 186.	Reset:				Unaffecte	d by reset			
\$0019	SCI Baud Rate Register (SCBR)	Read: Write:	0	0	SCP1	SCP0	0	SCR2	SCR1	SCR0
	See page 186.	Reset:	0	0	0	0	0	0	0	0
	IRQ Status/Control Register	Read:	0	0	0	0	IRQF	0	IMACK	MODE
\$001A	(ISCR)	Write:						ACK	IIVIASK	NODE
	See page 139.	Reset:	0	0	0	0	0	0	0	0
\$001B	Reserved		R	R	R	R	R	R	R	R
	PLL Control Register	Read:	DITE	PLLF		BCS	1	1	1	1
\$001C	(PCTL)	Write:	FLLIC		FLLON	003				
	See page 106.	Reset:	0	0	1	0	1	1	1	1
	PLL Bandwidth Control	Read:		LOCK	<u>ACO</u>	חוצ	0	0	0	0
\$001D	Register (PBWC)	Write:	AUTO		ACQ	ALD				
	See page 107.	Reset:	0	0	0	0	0	0	0	0
\$001E	PLL Programming Register (PPG)	Read: Write:	MUL7	MUL6	MUL5	MUL4	VRS7	VRS6	VRS5	VRS4
	See page 108.	Reset:	0	1	1	0	0	1	1	0
\$001F	Configuration Write-Once Register (CONFIG1)	Read: Write:	LVISTOP	R	LVIRST	LVIPWR	SSREC	COPL	STOP	COPD
	See page 115.	Reset:	0	1	1	1	0	0	0	0
				= Unimpler	mented	R	= Reserved	U = U	naffected	
			_	-	_					

Figure 2-2. I/O Data, Status and Control Registers (Sheet 3 of 6)

BDLC MUX Interface



End-of-Frame Symbol (EOF)

The EOF symbol is defined as an active-to-passive transition followed by a passive period 280 μ s in length (see Figure 4-7(f)). If no IFR byte is transmitted after an EOD symbol is transmitted, after another 80 μ s the EOD becomes an EOF, indicating completion of the message.

Inter-Frame Separation Symbol (IFS)

The IFS symbol is defined as a passive period 300 μ s in length. The 20- μ s IFS symbol contains no transition, since when used it always appends to an EOF symbol (see Figure 4-7(g)).

Idle

An idle is defined as a passive period greater than 300 μ s in length.

4.4.4 J1850 VPW Valid/Invalid Bits and Symbols

The timing tolerances for **receiving** data bits and symbols from the J1850 bus have been defined to allow for variations in oscillator frequencies. In many cases the maximum time allowed to define a data bit or symbol is equal to the minimum time allowed to define another data bit or symbol.

Since the minimum resolution of the BDLC for determining what symbol is being received is equal to a single period of the MUX interface clock (t_{BDLC}), an apparent separation in these maximum time/minimum time concurrences equal to one cycle of t_{BDLC} occurs.

This one clock resolution allows the BDLC to differentiate properly between the different bits and symbols. This is done without reducing the valid window for receiving bits and symbols from transmitters onto the J1850 bus which have varying oscillator frequencies.

In Huntsinger's' variable pulse width (VPW) modulation bit encoding, the tolerances for both the passive and active data bits received and the symbols received are defined with no gaps between definitions. For example, the maximum length of a passive logic 0 is equal to the minimum length of a passive logic 1, and the maximum length of an active logic 0 is equal to the minimum length of a valid SOF symbol. See Figure 4-8.





Clock Generator Module (CGM)

5.3.2 Phase-Locked Loop Circuit (PLL)

The PLL is a frequency generator that can operate in either acquisition mode or tracking mode, depending on the accuracy of the output frequency. The PLL can change between acquisition and tracking modes either automatically or manually.

5.3.2.1 Circuits

The PLL consists of these circuits:

- Voltage-controlled oscillator (VCO)
- Modulo VCO frequency divider
- Phase detector
- Loop filter
- Lock detector

The operating range of the VCO is programmable for a wide range of frequencies and for maximum immunity to external noise, including supply and CGMXFC noise. The VCO frequency is bound to a range from roughly one-half to twice the center-of-range frequency, f_{CGMVRS} . Modulating the voltage on the CGMXFC pin changes the frequency within this range. By design, f_{CGMVRS} is equal to the nominal center-of-range frequency, f_{NOM} , (4.9152 MHz) times a linear factor L or (L) f_{NOM} .

CGMRCLK is the PLL reference clock, a buffered version of CGMXCLK. CGMRCLK runs at a frequency, $f_{CGMRCLK}$, and is fed to the PLL through a buffer. The buffer output is the final reference clock, CGMRDV, running at a frequency $f_{CGMRDV} = f_{CGMRCLK}$.

The VCO's output clock, CGMVCLK, running at a frequency $f_{CGMVCLK}$, is fed back through a programmable modulo divider. The modulo divider reduces the VCO clock by a factor, N. The divider's output is the VCO feedback clock, CGMVDV, running at a frequency $f_{CGMVDV} = f_{CGMVCLK}/N$. See 5.3.2.4 Programming the PLL for more information.

The phase detector then compares the VCO feedback clock, CGMVDV, with the final reference clock, CGMRDV. A correction pulse is generated based on the phase difference between the two signals. The loop filter then slightly alters the dc voltage on the external capacitor connected to CGMXFC based on the width and direction of the correction pulse. The filter can make fast or slow corrections depending on its mode, as described in 5.3.2.2 Acquisition and Tracking Modes. The value of the external capacitor and the reference frequency determines the speed of the corrections and the stability of the PLL.

The lock detector compares the frequencies of the VCO feedback clock, CGMVDV, and the final reference clock, CGMRDV. Therefore, the speed of the lock detector is directly proportional to the final reference frequency, f_{CGMRDV}. The circuit determines the mode of the PLL and the lock condition based on this comparison.

5.3.2.2 Acquisition and Tracking Modes

The PLL filter is manually or automatically configurable into one of two operating modes:

 Acquisition mode — In acquisition mode, the filter can make large frequency corrections to the VCO. This mode is used at PLL startup or when the PLL has suffered a severe noise hit and the VCO frequency is far off the desired frequency. When in acquisition mode, the ACQ bit is clear in the PLL bandwidth control register. See 5.5.2 PLL Bandwidth Control Register for more information.



Table 9-1.	Instruction	Set Summary	/ ((Sheet	6	of	6))
				•				

.

Source	Operation Description					Effect on CCR					ress e	ode	rand	es
Form					v	Н	I	N	z	С	Add	Opc	Ope	Cycl
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; Push (PCL) \\ SP \leftarrow (SP) - 1; Push (PCH) \\ SP \leftarrow (SP) - 1; Push (X) \\ SP \leftarrow (SP) - 1; Push (A) \\ SP \leftarrow (SP) - 1; Push (CCR) \\ SP \leftarrow (SP) - 1; I \leftarrow 1 \\ PCH \leftarrow Interrupt Vector High Byte \\ PCL \leftarrow Interrupt Vector Low Byte \end{array}$				_	1		_	_	INH	83		9
TAP	Transfer A to CCR	$CCR \gets (A)$			\$	1	1	\$	ţ	\$	INH	84		2
TAX	Transfer A to X	$X \gets (A)$			-	-	-		-	I	INH	97		1
TPA	Transfer CCR to A	$A \gets (CCR)$			-	-	-	- •	-	-	INH	85		1
TST opr TSTA TSTX TST opr,X TST ,X TST opr,SP	Test for Negative or Zero	(A) – \$00 or (X) – \$00 or (M) – \$00				-	_	ţ	ţ	-	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	3 1 3 2 4
TSX	Transfer SP to H:XH:X \leftarrow (SP) + 1				-	-	-	- •	-	-	INH	95		2
TXA	Transfer X to A	$A \gets (X)$			-	-	-	- -	-	-	INH	9F		1
TXS	Transfer H:X to SP	$(SP) \gets (H{:}X) -$	1		-	-	-	- •	-	-	INH	94		2
WAIT	Enable Interrupts; Wait for Interrupt	I bit ← 0; Inhibit CPU until interrupte	clockin d	g	-	-	0	- .	-	-	INH	8F		1
A Accumu C Carry/bo CCR Conditio dd Direct a DD Direct a DD Direct a DD Direct to DIR Direct a DIX+ Direct to ee ff High an EXT Extende ff Offset b H Half-car H Index re hh II High an- I Interrup ii Immedia IMD Immedia IMD Immedia IMH Inherent IX Indexed IX+ Indexed IX+ Indexed IX+ Indexed IX1 Indexed IX2 Indexed IX2 Indexed M Memory N Negative	lator prrow bit prove bit on code register ddress of operand ddress of operand and relative offset o direct addressing mode ddressing mode o indexed with post increment address d low bytes of offset in indexed, 16-bit ed addressing mode yte in indexed, 8-bit offset addressing ry bit gister high byte d low bytes of operand address in ext t mask ate operand byte ate source to direct destination address ate addressing mode , no offset addressing mode , no offset, post increment addressing with post increment to direct addressing with post increment to direct addressing with post increment addressing bit offset, post increment addressing i, 8-bit offset, post increment addressing hold in the sing mode i, 8-bit offset, post increment addressing i, 16-bit offset addressing mode i location e bit	of branch instruction sing mode c offset addressing ended addressing ssing mode ing mode ing mode	n opr PPCLL PPCLL rr SSSU VXZ& \oplus () (+ ≪ \leftarrow ? : ‡ -	Any bit Operar Prograu Prograu Relative Relative Stack p Stack p Undefin Overflo Index r Zero bi Logical Logical Logical Logical Conten Negatio Immed Sign ex Loadec If Concat	id in comparent and in	(one could could dorrog more nater at bit ster ND R XCL of (two e vand ith ateo areo	e or nter nter ess ram ram, 8-1 16- r lov LUS o's c ilue	two hig lov ing co bit c bit lVE	o b h l v b mu un offs off te O ple	oyte byte ode iter iter iset DR em	es) e offset byt offset byt addressir t addressi	e ig mode ng mod	e	

9.8 Opcode Map

See Table 9-2.





Figure 10-2. IRQ Block Diagram

When set, the IMASK bit in the ISCR masks all external interrupt requests. A latched interrupt request is not presented to the interrupt priority logic unless the corresponding IMASK bit is clear.

NOTE

The interrupt mask (I) in the condition code register (CCR) masks all interrupt requests, including external interrupt requests. Refer to Figure 10-3.

10.4 IRQ Pin

A falling edge on the IRQ pin can latch an interrupt request into the IRQ latch. A vector fetch, software clear, or reset clears the IRQ latch.

If the MODE bit is set, the IRQ pin is both falling-edge sensitive and low-level sensitive. With MODE set, both of the following actions must occur to clear the IRQ latch:

- Vector fetch or software clear A vector fetch generates an interrupt acknowledge signal to clear the latch. Software may generate the interrupt acknowledge signal by writing a 1 to the ACK bit in the interrupt status and control register (ISCR). The ACK bit is useful in applications that poll the IRQ pin and require software to clear the IRQ latch. Writing to the ACK bit can also prevent spurious interrupts due to noise. Setting ACK does not affect subsequent transitions on the IRQ pin. A falling edge on IRQ that occurs after writing to the ACK bit latches another interrupt request. If the IRQ mask bit, IMASK, is clear, the CPU loads the program counter with the vector address at locations \$FFFA and \$FFFB.
- Return of the IRQ pin to a high level As long as the IRQ pin is low, the IRQ1 latch remains set.







Figure 12-3. PIT Counter Registers (PCNTH–PCNTL) (Continued)

12.7.3 PIT Counter Modulo Registers

The read/write PIT modulo registers contain the modulo value for the PIT counter. When the PIT counter reaches the modulo value the overflow flag (POF) becomes set and the PIT counter resumes counting from \$0000 at the next timer clock. Writing to the high byte (PMODH) inhibits the POF bit and overflow interrupts until the low byte (PMODL) is written. Reset sets the PIT counter modulo registers.



NOTE Reset the PIT counter before writing to the PIT counter modulo registers.



Chapter 13 Input/Output Ports

13.1 Introduction

Forty bidirectional input/output (I/O) pins form six parallel ports. All I/O pins are programmable as inputs or outputs.

NOTE

Connect any unused I/O pins to an appropriate logic level, either V_{DD} or V_{SS} . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

13.2 Port A

Port A is an 8-bit general-purpose bidirectional I/O port.

13.2.1 Port A Data Register

The port A data register contains a data latch for each of the eight port A pins.



Figure 13-1. Port A Data Register (PTA)

PTA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

13.2.2 Data Direction Register A

Data direction register A determines whether each port A pin is an input or an output. Writing a 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a 0 disables the output buffer.







Serial Communications Interface (SCI)

14.4.1 Data Format

The SCI uses the standard non-return-to-zero mark/space data format illustrated in Figure 14-3.



14.4.2 Transmitter

Figure 14-4 shows the structure of the SCI transmitter.



Figure 14-4. SCI Transmitter



Serial Communications Interface (SCI)

14.4.2.4 Idle Characters

An idle character contains all 1s and has no start, stop, or parity bit. Idle character length depends on the M bit in SCC1. The preamble is a synchronizing idle character that begins every transmission.

If the TE bit is cleared during a transmission, the TxD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle character to be sent after the character currently being transmitted.

NOTE

When a break sequence is followed immediately by an idle character, this SCI design exhibits a condition in which the break character length is reduced by one half bit time. In this instance, the break sequence will consist of a valid start bit, eight or nine data bits (as defined by the M bit in SCC1) of 0 and one half data bit length of 0 in the stop bit position followed immediately by the idle character. To ensure a break character of the proper length is transmitted, always queue up a byte of data to be transmitted while the final break sequence is in progress.

NOTE

When queueing an idle character, return the TE bit to 1 before the stop bit of the current character shifts out to the TxD pin. Setting TE after the stop bit appears on TxD causes data previously written to the SCDR to be lost.

A good time to toggle the TE bit for a queued idle character is when the SCTE bit becomes set and just before writing the next byte to the SCDR.

14.4.2.5 Inversion of Transmitted Output

The transmit inversion bit (TXINV) in SCI control register 1 (SCC1) reverses the polarity of transmitted data. All transmitted values, including idle, break, start, and stop bits, are inverted when TXINV is at a 1. See 14.8.1 SCI Control Register 1.

14.4.2.6 Transmitter Interrupts

The following conditions can generate CPU interrupt requests from the SCI transmitter:

- SCI transmitter empty (SCTE) The SCTE bit in SCS1 indicates that the SCDR has transferred a character to the transmit shift register. SCTE can generate a transmitter CPU interrupt request. Setting the SCI transmit interrupt enable bit, SCTIE, in SCC2 enables the SCTE bit to generate transmitter CPU interrupt requests.
- Transmission complete (TC) The TC bit in SCS1 indicates that the transmit shift register and the SCDR are empty and that no break or idle character has been generated. The transmission complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to generate transmitter CPU interrupt requests.

14.4.3 Receiver

Figure 14-5 shows the structure of the SCI receiver.



System Integration Module (SIM)

15.3.2.1 Power-On Reset

When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate that power-on has occurred. The external reset pin ($\overline{\text{RST}}$) is held low while the SIM counter counts out 4096 CGMXCLK cycles. Another sixty-four CGMXCLK cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur. See Figure 15-7.

At power-on, the following events occur:

- A POR pulse is generated.
- The internal reset signal is asserted.
- The SIM enables CGMOUT.
- Internal clocks to the CPU and modules are held inactive for 4096 CGMXCLK cycles to allow stabilization of the oscillator.
- The \overline{RST} pin is driven low during the oscillator stabilization time.
- The POR bit of the SIM reset status register (SRSR) is set and all other bits in the register are cleared.



Figure 15-7. POR Recovery

15.3.2.2 Computer Operating Properly (COP) Reset

The overflow of the COP counter causes an internal reset and sets the COP bit in the SIM reset status register (SRSR) if the COPD bit in the CONFIG1 register is at 0. See Chapter 8 Computer Operating Properly (COP).

15.3.2.3 Illegal Opcode Reset

The SIM decodes signals from the CPU to detect illegal instructions. An illegal instruction sets the ILOP bit in the SIM reset status register (SRSR) and causes a reset.

If the stop enable bit, STOP, in the CONFIG1 register is 0, the SIM treats the STOP instruction as an illegal opcode and causes an illegal opcode reset.



Serial Peripheral Interface (SPI)

16.5.2 Transmission Format When CPHA = 0

Figure 16-4 shows an SPI transmission in which CPHA (SPCR) is 0. The figure should not be used as a replacement for data sheet parametric information. Two waveforms are shown for SCK: one for CPOL = 0 and another for CPOL = 1. The diagram may be interpreted as a master or slave timing diagram since the serial clock (SCK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. The SS line is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input (\overline{SS}) is low, so that only the selected slave drives to the master. The SS pin of the master is not shown but is assumed to be inactive. The SS pin of the master must be high or must be reconfigured as general-purpose I/O not affecting the SPI (see 16.6.2 Mode Fault Error). When CPHA = 0, the first SPSCK edge is the MSB capture strobe. Therefore, the slave must begin driving its data before the first SPSCK edge, and a falling edge on the \overline{SS} pin is used to start the transmission. The SS pin must be toggled high and then low again between each byte transmitted.



Figure 16-4. Transmission Format (CPHA = 0)



16.8 Queuing Transmission Data

The double-buffered transmit data register allows a data byte to be queued and transmitted. For an SPI configured as a master, a queued data byte is transmitted immediately after the previous transmission has completed. The SPI transmitter empty flag (SPTE in SPSCR) indicates when the transmit data buffer is ready to accept new data. Write to the SPI data register only when the SPTE bit is high. Figure 16-10 shows the timing associated with doing back-to-back transmissions with the SPI (SPSCK has CPHA:CPOL = 1:0).



Figure 16-10. SPRF/SPTE CPU Interrupt Timing

For a slave, the transmit data buffer allows back-to-back transmissions to occur without the slave having to time the write of its data between the transmissions. Also, if no new data is written to the data buffer, the last value contained in the shift register will be the next data word transmitted.





Figure 17-4. TIM Status and Control Register (TSC)

TOF — TIM Overflow Flag Bit

This read/write flag is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a 0 to TOF. If another TIM overflow occurs before the clearing sequence is complete, then writing 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a 1 to TOF has no effect.

1 = TIM counter has reached modulo value.

0 = TIM counter has not reached modulo value.

TOIE — **TIM** Overflow Interrupt Enable Bit

This read/write bit enables TIM overflow interrupts when the TOF bit becomes set. Reset clears the TOIE bit.

1 = TIM overflow interrupts enabled

0 = TIM overflow interrupts disabled

TSTOP — TIM Stop Bit

This read/write bit stops the TIM counter. Counting resumes when TSTOP is cleared. Reset sets the TSTOP bit, stopping the TIM counter until software clears the TSTOP bit.

1 = TIM counter stopped

0 = TIM counter active

NOTE

Do not set the TSTOP bit before entering wait mode if the TIM is required to exit wait mode. Also, when the TSTOP bit is set and input capture mode is enabled, input captures are inhibited until TSTOP is cleared.

When using TSTOP to stop the timer counter, see if any timer flags are set. If a timer flag is set, it must be cleared by clearing TSTOP, then clearing the flag, then setting TSTOP again.

TRST — TIM Reset Bit

Setting this write-only bit resets the TIM counter and the TIM prescaler. Setting TRST has no effect on any other registers. Counting resumes from \$0000. TRST is cleared automatically after the TIM counter is reset and always reads as 0. Reset clears the TRST bit.

1 = Prescaler and TIM counter cleared

0 = No effect

NOTE

Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of \$0000.



Chapter 20 Ordering Information and Mechanical Specifications

20.1 Introduction

This section provides ordering information for the MC68HC908AS32A along with dimensions for:

- 52-pin plastic leaded chip carrier (PLCC)
- 64-pin quad flat pack (QFP)

The following figure shows the latest package drawing at the time of this publication. To make sure that you have the latest package specifications, contact your local Freescale sales office

20.2 MC Order Numbers

MC Order Number	Operating Temperature Range
MC68HC908AS32ACFN ⁽¹⁾	–40°C to + 85°C
MC68HC908AS32AVFN ⁽¹⁾	–40°C to + 105°C
MC68HC908AS32AMFN ⁽¹⁾	–40°C to + 125°C
MC68HC908AS32AFU ⁽²⁾	–40°C to + 85°C
MC68HC908AS32ACFU	–40°C to + 105°C
MC68HC908AS32AVFU	–40°C to + 125°C

Table 20-1. MC Order Numbers

1. FN = plastic leaded chip carrier

2. FU = quad flat pack



Figure 20-1. Device Numbering System

20.3 Package Dimensions

Refer to the following pages for detailed package dimensions.





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NE	IT TO SCALE
TITLE:		DOCUMENT NE	1: 98ASB42844B	RE∨: A
64LD QFP (14 X 1	14)	CASE NUMBER	2: 840B-02	06 APR 2005
		STANDARD: NE	IN-JEDEC	

