

Welcome to **E-XFL.COM** 

# **Understanding Embedded - PLDs (Programmable Logic Devices)**

Embedded - PLDs, or Programmable Logic Devices, are a type of digital electronic component used to build reconfigurable digital circuits. Unlike fixed-function logic devices, PLDs can be programmed to perform specific functions by the user. This flexibility allows designers to customize the logic to meet the exact needs of their applications, making PLDs a crucial component in modern embedded systems.

# Applications of Embedded - PLDs (Programmable Logic Devices)

The versatility of PLDs makes them suitable for a wide range of applications. In consumer electronics, PLDs are used to enhance the functionality and performance of

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Number of Macrocells	8
Voltage - Input	5V
Speed	10 ns
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.51x11.51)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf20v8b-10jc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Description**

The ATF20V8B is a high-performance CMOS (electrically-erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically-erasable Flash memory technology. Speeds down to 7.5 ns and power dissipation as low as 10 mA are offered. All speed ranges are specified over the full 5V  $\pm$  10% range for industrial temperature ranges, and 5V  $\pm$  5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of power-limited applications. Each of

these options significantly reduces total system power and enhances system reliability.

The ATF20V8Bs incorporate a superset of the generic architectures, which allows direct replacement of the 20R8 family and most 24-pin combinatorial PLDs. Eight outputs are each allocated eight product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V <sup>(1)</sup>
Programming Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns.Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC which may overshoot to 7.0V for pulses of less than 20 ns.

# **DC and AC Operating Conditions**

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 10%

# **DC Characteristics**

Symbol	Parameter	Condition			Min	Тур	Max	Units
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}(Max)$	$0 \le V_{IN} \le V_{IL}(Max)$			-35	-100	μΑ
I <sub>IH</sub>	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$	$3.5 \le V_{IN} \le V_{CC}$				10	μΑ
			D 7 10	Com.		60	90	mA
			B-7, -10	Ind.		60	100	mA
			B-15	Com.		60	80	mA
			B-15	Ind.		60	90	mA
		V <sub>CC</sub> = Max,	B-25	Com.		60	80	mA
$I_{CC}$	Power Supply Current, Standby	$V_{IN} = Max,$	B-25	Ind.		60	90	mA
		Outputs Open	BQ-10	Com.		35	55	mA
			BQL-15	Com.		5	10	mA
			BQL-15	Ind.		5	15	mA
			BQL-25	Com.		5	10	mA
			BQL-25	Ind.		5	15	mA
	Clocked Power Supply Current	V <sub>CC</sub> = Max, Outputs Open, f = 15 MHz	D 7 10	Com.		80	110	mA
			B-7, -10	Ind.		80	125	mA
			B-15	Com.		60	90	mA
			B-15	Ind.		60	105	mA
			B-25	Com.		60	90	mA
$I_{CC2}$			B-25	Ind.		60	105	mA
			BQ-10	Com.		40	55	mA
			BQL-15	Com.		20	35	mA
			BQL-15	Ind.		20	40	mA
			BQL-25	Com.		20	35	mA
			BQL-25	Ind.		20	40	mA
IOS <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5V					-130	mA
V <sub>IL</sub>	Input Low Voltage				-0.5		0.8	V
V <sub>IH</sub>	Input High Voltage				2.0		V <sub>CC</sub> + 0.75	٧
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$	I <sub>OL</sub> = 24 mA	Com., Ind.			0.5	V
		$V_{CC} = Min$	I <sub>OL</sub> = 16 mA				0.5	V
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = \text{Min}$	I <sub>OH</sub> = -4.0 mA		2.4			V


Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

<sup>2.</sup> Shaded parts are obsolete with a last time buy date of 19 August 1999.





# **AC** Waveforms<sup>(1)</sup>



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.


# **AC** Characteristics<sup>(1)</sup>

				7		10	-15		-25		
Symbol	Parameter			Max	Min	Max	Min	Max	Min	Max	Units
	Input or Feedback to	8 outputs switching	3	7.5	3	10	3	15	3	25	ns
t <sub>PD</sub>	Non-Registered Output	1 output switching		7							ns
t <sub>CF</sub>	Clock to Feedback			3		6		8		10	ns
t <sub>CO</sub>	Clock to Output		2	5	2	7	2	10	2	12	ns
t <sub>S</sub>	Input or Feedback Setup Time				7.5		12		15		ns
t <sub>H</sub>	Hold Time				0		0		0		ns
t <sub>P</sub>	Clock Period		8		12		16		24		ns
t <sub>W</sub>	Clock Width		4		6		8		12		ns
	External Feedback 1/(t <sub>S</sub> +	t <sub>co</sub> )		100		68		45		37	MHz
$f_{MAX}$	Internal Feedback 1/(t <sub>S</sub> + t	<sub>CF</sub> )		125		74		50		40	MHz
	No Feedback 1/(t <sub>P</sub> )			125		83		62		41	MHz
t <sub>EA</sub>	Input to Output Enable — Product Term			9	3	10	3	15	3	20	ns
t <sub>ER</sub>	Input to Output Disable —Product Term			9	2	10	2	15	2	20	ns
t <sub>PZX</sub>	OE pin to Output Enable			6	2	10	2	15	2	20	ns
t <sub>PXZ</sub>	OE pin to Output Disable		1.5	6	1.5	10	1.5	15	1.5	20	ns

Note: 1. See ordering information for valid part numbers and speed grades.

- 2. Shaded -25 parts are obsolete with a last-time buy date of August 19, 1999.
- 3. Shaded -7 and -15 parts are obsolete with a last-time buy date of September 30, 2006.


# **Input Test Waveforms and Measurement Levels**



 $t_{\rm R},\,t_{\rm F}<5$  ns (10% to 90%)

#### **Output Test Loads**

#### Commercial



#### **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### **Power-up Reset**

The registers in the ATF20V8Bs are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. As a result, the registered output state will always be high on power-up. This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:


- 1. The V<sub>CC</sub> rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- The clock must remain stable during t<sub>PR</sub>.

# **Preload of Registered Outputs**

The ATF16V8B's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

# **Electronic Signature Word**

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.



Parameter	Description	Тур	Max	Units
t <sub>PR</sub>	Power-up Reset Time	600	1,000	ns
V <sub>RST</sub>	Power-up Reset Voltage	3.8	4.5	٧

# Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF20V8B fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.

### **Programming/Erasing**

Programming/erasing is performed using standard PLD programmers. For further information, see the Configurable Logic Databook, section titled, "CMOS PLD Programming Hardware and Software Support."






#### Input and I/O Pull-ups


All ATF20V8B family members have internal input and I/O pull-up resistors. Therefore, whenever inputs or I/Os are not being driven externally, they will float to  $V_{\rm CC}$ . This ensures that all logic array inputs are at known states.

These are relatively weak active pull-ups that can easily be overdriven by TTL-compatible drivers (see input and I/O diagrams below).

#### **Input Diagram**



#### I/O Diagram



### **Functional Logic Diagram Description**

The Logic Option and Functional Diagrams describe the ATF20V8B architecture. Eight configurable macrocells can be configured as a registered output, combinatorial I/O, combinatorial output, or dedicated input.

The ATF20V8B can be configured in one of three different modes. Each mode makes the ATF20V8B look like a different device. Most PLD compilers can choose the right mode automatically. The user can also force the selection by supplying the compiler with a mode selection. The determining factors would be the usage of register versus combinatorial outputs and dedicated outputs versus outputs with output enable control.


The ATF20V8B universal architecture can be programmed to emulate many 24-pin PAL devices. These architectural

subsets can be found in each of the configuration modes described in the following pages. The user can download the listed subset device JEDEC programming file to the PLD programmer, and the ATF20V8B can be configured to act like the chosen device. Check with your programmer manufacturer for this capability.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the content of the ATF20V8B. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision, or date. The User Signature is accessible regardless of the state of the security fuse.



# **Registered Mode Logic Diagram**



### **ATF20V8B Complex Mode**

PAL Device Emulation/PAL Replacement. In the complex Mode, combinatorial output and I/O functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19 (outermost macrocells) are outputs only. They do not have input capability. In this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output.


Combinatorial applications with an OE requirement will make the compiler select this mode. The following devices can be emulated using this mode:

20L8

20H8

20P8

# **Complex Mode Operation**




### **ATF20V8B Simple Mode**

**PAL Device Emulation/PAL Replacement.** In the Simple Mode, 8 product terms are allocated to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to the AND-array. Pins 1 and 11 are regular inputs.

The compiler selects this mode when all outputs are combinatorial without OE control. The following simple PALs can be emulated using this mode:

14L8 14H8 14P8 16L6 18H6 16P6 18L4 18H4 18P4 20L2 20H2 20P2

# **Simple Mode Option**




\* - Pins 18 and 19 are always enabled.






# **Complex Mode Logic Diagram**




# **Simple Mode Logic Diagram**










SUPPLY CURRENT vs. INPUT FREQUENCY









SUPPLY CURRENT vs. SUPPLY VOLTAGE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




#### SUPPLY CURRENT vs. AMBIENT TEMPERATURE



SUPPLY CURRENT vs. AMBIENT TEMPERATURE










vs. SUPPLY VOLTAGE (TA =  $25^{\circ}$ C) 34.5 33.5 m <sup>33.0</sup> A <sub>32.5</sub> 32.0 4.50 5.00 5.25 5.50


SUPPLY VOLTAGE (V)


**OUTPUT SINK CURRENT** 
















































# **ATF20V8B Ordering Information**

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
7.5	5	5	ATF20V8B-7JC ATF20V8B-7PC ATF20V8B-7SC ATF20V8B-7XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
10	7.5	7	ATF20V8B-10JC ATF20V8B-10PC ATF20V8B-10SC ATF20V8B-10XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
			ATF20V8B-10JI ATF20V8B-10PI ATF20V8B-10SI ATF20V8B-10XI	28J 24P3 24S 24X	Industrial (-40°C to 85°C)
15	12	10	ATF20V8B-15JC ATF20V8B-15PC ATF20V8B-15SC ATF20V8B-15XC	28J 24P3 24S 24X	Commercial (0°C to 70°C)
			ATF20V8B-15JI ATF20V8B-15PI ATF20V8B-15SI ATF20V8B-15XI	28J 24P3 24S 24X	Industrial (-40°C to 85°C)

Note: 1. Shaded parts are obsolete with a last-time buy date of September 30, 2006.

# ATF20V8B Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
10	7.5	7	ATF20V8B-10JU	28J	Industrial
			ATF20V8B-10PU	24P3	(-40°C to 85°C)

# **Using "C" Product for Industrial**

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type						
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)						
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
24S	24-lead, 0.300" Wide, Plastic Gull-wing Small Outline (SOIC)						
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)						





# ATF20V8BQ and ATF20V8BQL Ordering Information

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
10	7.5	7	ATF20V8BQ-10JC	28J	Commercial
			ATF20V8BQ-10PC	24P3	(0°C to 70°C)
			ATF20V8BQ-10XC	24X	
15	12	10	ATF20V8BQL-15JC	28J	Commercial
			ATF20V8BQL-15PC	24P3	(0°C to 70°C)
			ATF20V8BQL-15SC	24S	
			ATF20V8BQL-15XC	24X	
15	12	10	ATF20V8BQL-15JI	28J	Industrial
			ATF20V8BQL-15PI	24P3	(-40°C to 85°C))
			ATF20V8BQL-15SI	24S	
			ATF20V8BQL-15XI	24X	

Note: 1. Shaded parts are obsolete with a last-time buy date of September 30, 2006.

# ATF20V8BQL Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
15	12	10	ATF20V8BQL-15JU	28J	Industrial
			ATF20V8BQL-15PU	24P3	(-40°C to 85°C))

Note: 1. Shaded parts are obsolete with a last-time buy date of September 30, 2006.

### **Using "C" Product for Industrial**


To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type	
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)	
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
24S	24-lead, 0.300" Wide, Plastic Gull-wing Small Outline (SOIC)	
24X	24-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)	

D2/E2

# **Packaging Information**

### 28J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

COMI	NON	DIME	NSIONS
(LInit	of M	agura	– mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508	_	_	
D	12.319	_	12.573	
D1	11.430	-	11.582	Note 2
Е	12.319	_	12.573	
E1	11.430	_	11.582	Note 2
D2/E2	9.906	_	10.922	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	·	1.270 TYF	)	

10/04/01


REV. В


TITLE	DRAWING NO.
28J, 28-lead, Plastic J-leaded Chip Carrier (PLCC)	28J






#### 24P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AF.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

#### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	5.334	
A1	0.381		_	
D	31.623	_	32.131	Note 2
E	7.620	_	8.255	
E1	6.096	-	7.112	Note 2
В	0.356	_	0.559	
B1	1.270	-	1.651	
L	2.921	_	3.810	
С	0.203	_	0.356	
еВ	_	_	10.922	
eC	0.000	_	1.524	
е		2.540 T	YP	

6/1/04


	4		
		$\mathbf{m}$	
- 1			
- 1	4		
- 1			(n)

2325 Orchard Parkway San Jose, CA 95131

IIILE	
<b>24P3</b> , 24-lead (0.300"/7.62 mm Wide) Finline Package (PDIP)	Plastic Dual

DRAWING NO. REV. 24P3 D

#### 24S - SOIC



### COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	2.65	
A1	0.10	-	0.30	
D	10.00	_	10.65	
D1	7.40	-	7.60	
E	15.20	_	15.60	
В	0.33	_	0.51	
L	0.40	-	1.27	
L1	0.23	_	0.32	
е		1.27 BSC	·	

06/17/2002

4Imei	2325 Orchard Parkway			
AIIIEL	2325 Orchard Parkway San Jose, CA 95131			


TITLE
24S, 24-lead (0.300" body) Plastic Gull Wing Small Outline (SOIC)

DRAWING NO. REV. 24S B





#### **24X - TSSOP**



# **Revision History**

Revision Level – Release Date	History
J – July 2006	Ordering Information tables updated to reflect obsolete parts.





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High-Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, Everywhere You Are® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.