

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	97
Program Memory Size	160KB (160K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f6a5rbpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Pin Name	Feature	Description
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin



Туре	Circuit	Remarks
S	Pull-up control	CMOS level output (programmable $I_{OL} = 4mA$,
	$\geq \top$	$I_{OH} = -4mA$ and $I_{OL} = 30mA$,
		I _{ОН} = -30mA)
		CMOS hysteresis input with input shutdown function
	N-ch N-ch N-ch Nout	Programmable pull-up / pull-down resistor
		■Analog input
	Pull-down control	
	Standby control	
	Analog input	
Т	Pull-up control	CMOS level output (programmable $I_{OL} = 4mA$,
	\leq $ \top$	$I_{OH} = -4mA$ and $I_{OL} = 30mA$,
	P-ch	I _{OH} = -30mA)
		Automotive input with input shutdown function
	N-ch N-ch Nout	Programmable pull-up / pull-down resistor
	Pull-down control	
	Standby control	



11. Interrupt Vector Table

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3EC _H	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4 _H	CALLV6	No	-	CALLV instruction
7	3E0 _Н	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	3D0 _H	NMI	No	-	Non-Maskable Interrupt
12	3CC _H	DLY	No	12	Delayed Interrupt
13	3C8 _Н	RC_TIMER	No	13	RC Clock Timer
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer
15	3C0 _Н	SC_TIMER	No	15	Sub Clock Timer
16	3BC _H	LVDI	No	16	Low Voltage Detector
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1
19	3B0 _Н	EXTINT2	Yes	19	External Interrupt 2
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3
21	3А8 _н	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6
24	39C _н	EXTINT7	Yes	24	External Interrupt 7
25	398 _н	EXTINT8	Yes	25	External Interrupt 8
26	394 _H	EXTINT9	Yes	26	External Interrupt 9
27	390 _н	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388 _H	EXTINT12	Yes	29	External Interrupt 12
30	384 _H	EXTINT13	Yes	30	External Interrupt 13
31	380 _H	EXTINT14	Yes	31	External Interrupt 14
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370 _H	-	-	35	Reserved
36	3 <mark>6С_н</mark>	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360 _н	PPG1	Yes	39	Programmable Pulse Generator 1





Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
40	35C _H	PPG2	Yes	40	Programmable Pulse Generator 2
41	358 _H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _H	PPG4	Yes	42	Programmable Pulse Generator 4
43	350 _н	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C _H	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 _H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	-	-	46	Reserved
47	340 _H	-	-	47	Reserved
48	33C _H	-	-	48	Reserved
49	338 _н	-	-	49	Reserved
50	334 _H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330 _H	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 _H	-	-	54	Reserved
55	320 _H	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _н	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310 _н	RLT1	Yes	59	Reload Timer 1
60	30C _H	RLT2	Yes	60	Reload Timer 2
61	308 _H	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	300 _H	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0 _H	ICU2	Yes	67	Input Capture Unit 2
68	2EC _H	ICU3	Yes	68	Input Capture Unit 3
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2E0 _H	ICU6	Yes	71	Input Capture Unit 6
72	2DC _H	ICU7	Yes	72	Input Capture Unit 7
73	2D8 _H	-	-	73	Reserved
74	2D4 _H	-	-	74	Reserved
75	2D0 _H	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	OCU0	Yes	77	Output Compare Unit 0



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
116	22C _H	-	-	116	Reserved
117	228 _H	-	-	117	Reserved
118	224 _H	-	-	118	Reserved
119	220 _H	-	-	119	Reserved
120	21C _Н	-	-	120	Reserved
121	218 _H	SG1	No	121	Sound Generator 1
122	214 _H	-	-	122	Reserved
123	210 _H	-	-	123	Reserved
124	20C _H	-	-	124	Reserved
125	208 _H	-	-	125	Reserved
126	204 _H	-	-	126	Reserved
127	200 _H	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	1F0 _H	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	1E0 _H	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	1D8 _H	-	-	137	Reserved
138	1D4 _H	-	-	138	Reserved
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _H	-	-	143	Reserved



12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



13. HANDLING DEVICES

Special Care is Required for the following when Handling the Device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

1. Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

2. Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$..

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.









· Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_{A} is the analog current consumption into $\text{AV}_{\text{CC}}.$

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

						$(V_{SS} = AV_{SS} = DV_{SS} = 0V)$
Parameter	Symbol	Value			Unit	Remarks
i uluilotoi	Cymbol	Min	Тур	Max	•	Romanio
Dowor oupply voltogo	V _{CC} ,	2.7	-	5.5	V	
Power supply vollage	AV _{CC} , DV _{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	1.0μ F (Allowance within ± 50%) 3.9μ F (Allowance within ± 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V _{CC} must use the one of a capacity value that is larger than C _S .

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.4.10 PC Timing

$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$							
Parameter	Symbol	Conditions	Туріса	I Mode	High-Speed Mode*4		Unit
Falameter	Symbol	Conditions	Min	Max	Min	Max	Onit
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
(Repeated) START condition hold time	t		4.0	_	0.6	_	
$SDA \downarrow \rightarrow SCL \downarrow$	H DSTA		4.0	-	0.0	-	μδ
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μS
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μS
(Repeated) START condition setup time	+		47		0.6		
$SCL \uparrow \to SDA \downarrow$	SUSTA		4.7	-	0.0	-	μο
Data hold time	t	C _L = 50pF,	0	3 45*2	0	0.0*3	
$SCL \downarrow \to SDA \downarrow \uparrow$	HDDAT	$R = (Vp/I_{OL})^{*1}$	0	3.43	0	0.3	μδ
Data setup time	tour		250	_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		200		100		113
STOP condition setup time	touero		40	_	0.6	_	118
$SCL \uparrow \to SDA \uparrow$	\$0510		4.0		0.0		μο
Bus free time between							
"STOP condition" and	t _{BUS}		4.7	-	1.3	-	μS
"START condition"							
Dules width of endline which will be							
Pulse width of spikes which will be	t _{SP}	-	0	(1-1.5) ×	0	(1-1.5) ×	ns
suppressed by input holse filter				ICLKP1"		ICLKP1	
	1			1	1	1	

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and Io_L indicates Vo_L guaranteed current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

*3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

*4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.

*5: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.





14.8 Flash Memory Write/Erase Characteristics

$(V_{CC} = AV_{CC} = DV_{CC} =$	= 2.7V to 5.5V, Vss	$= AV_{SS} = DV_{SS}$	= 0V, T _A =	- 40°C to +	105°C)
(- ,		/

Parameter		Conditions	Value			Unit	Pomorko	
		Conditions	Min	Тур	Max	Unit	Remarks	
	Large Sector	-	-	1.6	7.5	S	la elude e unite time e miente	
Sector erase time	Small Sector	-	-	0.4	2.1	S	includes while time phor to	
	Security Sector	-	-	0.31	1.65	S	internal erase.	
Word (16-bit) write time		-	-	25	400	μs	Not including system-level overhead time.	
Chip erase time		-	-	8.31	40.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})^{*1}.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 ^{*2}
10,000	10 ^{*2}
100,000	5 ^{*2}

*1: See "14.7. Low Voltage Detection Function Characteristics".

*2: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).



■CY96F6A6







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode,
	Main osc	CLKB is stopped in this mode)
	Main Osc.	Regulator in High Power Mode.
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
	DC clock clow	
	RC CIOCK SIOW	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100KHZ
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode.
		(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHZ (System clocks are stopped in this mode)
		(System clocks are stopped in this mode) Regulator in High Power Mode
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
	Subasc	CLKMC - 32 kHz
	Cub 050.	(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN Controller

Part Number	Flash Memory	Package*
CY96F6A6RBPMC-GS-UJE1		120-pin plastic LQFP
CY96F6A6RBPMC-GS-UJE2	Flash A	(LQM120)
CY96F6A6RBPMC-GS-UJERE2	(288.5KB)	120-pin Reel LQFP
		(LQM120)

*: For details about package, see "Package Dimension".



17. Package Dimension







DETAIL A

SYMPOL	DIMENSIONS		
STMIBUL	MIN.	NOM.	MAX.
А	—	—	1.70
A1	0.05	—	0.15
b	0.17	0.22	0.27
с	0.115		0.195
D	18.00 BSC		
D1	16.00 BSC		
e	0.50 BSC		
Е	18.00 BSC		
E1	16.00 BSC		
L	0.45	0.60	0.75
θ	0°	—	8°

MENSIONS ARE IN MILLIMETERS.

NOTES

M PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

MS A-B AND D TO BE DETERMINED AT DATUM PLANE H.

DETERMINED AT SEATING PLANE C.

DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED

AT DATUM PLANE H.

ADETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.

& DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.

9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP

AT IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

11. JEDEC SPECIFICATION NO. REF: N/A.

002-16172 **

PACKAGE OUTLINE, 120 LEAD LQFP 18.0X18.0X1.7 MM LQM120 REV**

SYMBOL	DIMENSIONS			
	MIN.	NOM.	MAX.	
А	—	—	1.70	LINE C
A1	0.05	—	0.15	
b	0.17	0.22	0.27	🐴 то ве
с	0.115	—	0.195	

[▲] REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.





Page	Section	Change Results
Page	Section DC Characteristics Pin Characteristics	Change Results Changed the Pin name of "Input capacitance" Other than Vcc, Vss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m → Other than C, Vcc, Vcs, Vss, DVcc, DVss, AVcc, AVss, AVR, P08_m, P09_m, P10_m → Deleted the apportation
	AC Characteristics	Deleted the annotation " I_{OH} and I_{OL} are target value." Added the annotation "In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1")." Changed MAX frequency for f in all conditions
46	Main Clock Input Characteristics	The definition of the second
	AC Characteristics	Added the figure (t _{CYLH}) when using the external clock
47	Sub Clock Input Characteristics	Added the figure (t_{CYLL}) when using the crystal oscillator clock
48	Built-in RC Oscillation Characteristics	Added "RC clock stabilization time"
49	Operating Conditions of PLL	Changed the value of PLL input clock frequency Max: 16MHz \rightarrow 8MHz Changed the Symbol of "PLL oscillation clock frequency" $f_{PLLO} \rightarrow f_{CLKVCO}$ Added Remarks to "PLL oscillation clock frequency" Added " PLL phase jitter" and the figure
	AC Characteristics Reset Input	Added the figure for reset input time (t _{RSTL})
	AC Characteristics USART Timing	Changed the condition ($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$, $T_A = -40^{\circ}C$ to + 105°C) \rightarrow
51		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C} \text{ to } + 105^{\circ}\text{C}, C_L = 50\text{pF})$
		"MB966A0 series HARDWARE MANUAL" → "MB96600 series HARDWARE MANUAL"
52		Changed the figure for "Internal shift clock mode"
	AC Characteristics	Added parameter, "Noise filter" and an annotation *5 for it
54	I ² C timing	Added t _{SP} to the figure





Page	Section	Change Results
	A/D Converter	Added "Analog impedance"
55	Electrical Characteristics for the A/D Converter	Added "Variation between channels"
		Added the annotation
56	A/D Converter Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
	A/D Converter Definition of A/D Converter Terms	Changed the Description and the figure "Linearity" → "Nonlinearity" "Differential linearity error" → "Differential nonlinearity error"
		Changed the Description Linearity error: Deviation of the line between the zero-transition point
57		$(0b000000000 \leftrightarrow \rightarrow 0b000000001)$ and the full-scale transition point $(0b111111110 \leftrightarrow \rightarrow 0b11111111)$ from the actual conversion characteristics.
		Nonlinearity error: Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b0000000000 $\leftarrow \rightarrow$ 0b000000001) to the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$ 0b1111111111).
		Added the Description "Zero transition voltage" "Full scale transition voltage"
50	High Current Output Slew Rate	Changed the Symbol and figure t_{R2} , t_{F2} , V_{OL2}
55		\rightarrow
	Low Voltage Detection Function Characteristics	R ₃₀ , t _{F30} , V _{OL30} Added the Value of " Power supply voltage change rate" Max: +0.004 V/us
		Added "Hysteresis width" (V _{HYS})
60		Added "Stabilization time" (T _{LVDSTAB})
		Added "Detection delay time" (t _d)
		Deleted the Remarks
		Added the annotation *1, *2
61		Added the figure for "Hysteresis width"
01		Added the figure for "Stabilization time"
	Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time"
		Added "Security Sector" to "Sector erase time"
		Changed the Parameter "Half word (16 bit) write time"
		→ "Word (16-bit) write time"
62		Changed the Value of "Chip erase time"
02		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		→ Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title " Write/Erase cycles and data hold
		time"
63 to 65	Example Characteristics	Added a section
	Ordering information	Changed part number
66		MB96F6A6RAPMC-GSE1* \rightarrow MB96F6A6RBPMC-GSE1 MB96F6A6RAPMC-GSE2* \rightarrow MB96F6A6RBPMC-GSE2





Page	Section	Change Results
		Added part number MCU with CAN controller MB96F6A5RBPMC-GSE1 MB96F6A5RBPMC-GSE2 MCU without CAN controller MB96F6A5ABPMC-GSE1 MB96F6A5ABPMC-GSE2
Revision 1.	1	
-	-	Company name and layout design change
Rev.*B		
-	Marketing Part Numbers changed from an MB pro	efix to a CY prefix.
5, 7, 66, 67	 Product Lineup Pin Assignment Ordering Information Package Dimension 	Package description modified to JEDEC description. FPT-120P-M21 → LQM120
66	16. Ordering Information	Revised Marketing Part Numbers as follows: Before) MCU with CAN controller MB96F6A5RBPMC-GSE1 MB96F6A6RBPMC-GSE2 MB96F6A6RBPMC-GSE2 MCU without CAN controller MB96F6A5ABPMC-GSE1 MB96F6A5ABPMC-GSE2 After) MCU with CAN controller CY96F6A6RBPMC-GS-UJE1 CY96F6A6RBPMC-GS-UJE2 CY96F6A6RBPMC-GS-UJERE2

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: CY96F6A5R/A, CY96F6A6R, F2MC-16FX CY966A0 Series 16-bit Proprietary Microcontroller Datasheet Document Number: 002-04715

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	Ι	TORS	01/31/2014	Migrated to Cypress and assigned document number 002-4715. No change to document contents or format.
*A	5166254	TORS	05/25/2016	Updated to Cypress template
*В	6003420	МІҮН	12/25/2017	 Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 1. Product Lineup 3. Pin Assignment 16. Ordering Information 17. Package Dimension For details, please see 18. Major Changes.