

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Data:la	
Details	
Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	97
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f6a6rbpmc-gse1



All SEG, COM and V pins can be switched between general and specialized purposes

Sound Generator

- ■8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- ■PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- ■Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- ■Edge or Level sensitive
- ■Interrupt mask bit per channel
- ■Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- ■Once enabled, cannot be disabled other than by reset
- High or Low level sensitive
- ■Pin shared with external interrupt 0

I/O Ports

- Most of the external pins can be used as general purpose I/O
- ■All push-pull outputs (except when used as I²C SDA/SCL line)

- ■Bit-wise programmable as input/output or peripheral signal
- ■Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ■Bit-wise programmable pull-up resistor

Built-in On Chip Debugger (OCD)

- ■One-wire debug tool interface
- ■Break function
 - ☐ Hardware break: 6 points (shared with code event)
 - □ Software break: 4096 points
- ■Event function
 - □ Code event: 6 points (shared with hardware break)
 - □ Data event: 6 points
 - □ Event sequencer: 2 levels + reset
- Execution time measurement function
- ■Trace function: 42 branches
- Security function

Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- ■Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- ■Flash Security feature to protect the content of the Flash
- ■Low voltage detection during Flash erase or write



1. Product Lineup

Features		CY966A0	Remark		
Product Type		Flash Memory Product			
Subclock		Subclock can be set by software			
Dual Operation Flash Memory	RAM	-			
128.5KB + 32KB	8KB	CY96F6A5R, CY96F6A5A	Product Options		
			R: MCU with CAN		
256.5KB + 32KB	16KB	CY96F6A6R	A: MCU without CAN		
Package		LQFP-120 LQM120			
DMA		4ch			
USART		5ch	LIN-USART 0 to 2/4/5		
with automatic LIN-Header transmission/reception with 16 byte RX- and TX-FIFO		— 2ch	LIN-USART 0/1		
I ² C		1ch	I ² C 0		
8/10-bit A/D Converter	-	32ch	AN 0 to 31		
with Data Buffer		No			
with Range Comparator		Yes			
with Scan Disable		Yes			
with ADC Pulse Detection		Yes			
16-bit Reload Timer (RLT)		5ch	RLT 0 to 3/6		
16-bit Free-Running Timer (FRT)		2ch	FRT 0/1		
16-bit Input Capture Unit (ICU)		8ch (5 channels for LIN-USART)	ICU 0 to 7 (ICU 0/1/4 to 6 for LIN-USART)		
16-bit Output Compare Unit (OCU)		4ch	OCU 0 to 3		
8/16-bit Programmable Pulse Generator (F	PPG)	12ch (16-bit) / 24ch (8-bit)	PPG 0 to 7/12 to 15		
with Timing point capture	-	Yes			
with Start delay		Yes			
with Ramp		No			
CAN Interface		1ch	CAN 0 32 Message Buffers		
Stepping Motor Controller (SMC)		5ch	SMC 0 to 4		
External Interrupts (INT)		16ch	INT 0 to 15		
Non-Maskable Interrupt (NMI)		1ch			
Sound Generator (SG)		2ch	SG 0/1		
LCD Controller		4COM × 44SEG	COM 0 to 3 SEG 0 to 4/7 to 45		
Real Time Clock (RTC)		1ch			
I/O Ports		95 (Dual clock mode) 97 (Single clock mode)			
Clock Calibration Unit (CAL)		1ch			
Clock Output Function		2ch			
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software		
Hardware Watchdog Timer		Yes	22 222222 23 3000000		
On-chip RC-oscillator		Yes			
On-chip Debugger		Yes			
Nets All simple of the medical and fine		le manade et a amonat le a alla anta d'he e l'anitione	the mine of mealiness		


Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.



Pin Name	Feature	Description
SGOn_R	Sound Generator	Relocated Sound Generator sound/tone output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TINn_R	Reload Timer	Relocated Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TOTn_R	Reload Timer	Relocated Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin
TXn	CAN	CAN interface n TX output pin
Vn	LCD	LCD voltage reference pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin



6. I/O Circuit Type





Type	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	■A/D converter ref+ (AVRH)/ ref- (AVRL) power supply input pin with protection circuit ■Without protection circuit against Vcc for pins AVRH/AVRL
Н	Pull-up control P-ch P-ch Pout Nout R Standby control for input shutdown	 ■CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) ■Automotive input with input shutdown function ■Programmable pull-up resistor
I	P-ch P-ch Pout N-ch Nout Hysteresis input for input shutdown Analog input	 ■CMOS level output (IoL = 4mA, IoH = -4mA) ■CMOS hysteresis input with input shutdown function ■Programmable pull-up resistor ■Analog input



Туре	Circuit	Remarks
J	Pull-up control	■CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA)
	P-ch P-ch Pout	Automotive input with input shutdown functionProgrammable pull-up resistor
	N-ch Nout	■SEG or COM output
	Standby control Standby control for input shutdown	
	SEG or COM output	
K	Pull-up control	■CMOS level output (IoL = 4mA, IoH = -4mA)
	P-ch P-ch Pout	■Automotive input with input shutdown function ■Programmable pull-up resistor
	N-ch Nout	■Analog input
	Standby control Standby control for input shutdown	
	Analog input	
L	Pull-up control	■CMOS level output (IoL = 4mA, IoH = -4mA)
	P-ch P-ch Pout	Automotive input with input shutdown functionProgrammable pull-up resistor
	N-ch Nout	■Vn input or SEG output
	Standby control Automotive input for input shutdown	
	for input shutdown Vn input or SEG output	



Туре	Circuit	Remarks
S	Pull-up control	■CMOS level output (programmable I _{OL} = 4mA, I _{OH} = -4mA and I _{OL} = 30mA,
	P-ch P-ch Pout	I _{OH} = -30mA) ■CMOS hysteresis input with input shutdown function
	N-ch N-ch Nout	■Programmable pull-up / pull-down resistor ■Analog input
	Pull-down control	
	Standby control for input shutdown	
	Analog input	
T	Pull-up control	■CMOS level output (programmable I _{OL} = 4mA, I _{OH} = -4mA and I _{OL} = 30mA,
	P-ch P-ch Pout	I _{OH} = -30mA) ■Automotive input with input shutdown function
	N-ch N-ch Nout	■Programmable pull-up / pull-down resistor
	Pull-down control	
	Standby control RAutomotive input for input shutdown	



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description	
116	22C _H	-	-	116	Reserved	
117	228 _H	-	-	117	Reserved	
118	224 _H	-	-	118	Reserved	
119	220 _H	-	-	119	Reserved	
120	21C _H	-	-	120	Reserved	
121	218 _H	SG1	No	121	Sound Generator 1	
122	214 _H	-	-	122	Reserved	
123	210 _H	-	-	123	Reserved	
124	20C _H	-	-	124	Reserved	
125	208 _H	-	-	125	Reserved	
126	204 _H	-	-	126	Reserved	
127	200 _H	-	-	127	Reserved	
128	1FC _H	-	-	128	Reserved	
129	1F8 _H	-	-	129	Reserved	
130	1F4 _H	-	-	130	Reserved	
131	1F0 _H	-	-	131	Reserved	
132	1EC _H	-	-	132	Reserved	
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt	
134	1E4 _H	-	-	134	Reserved	
135	1E0 _H	-	-	135	Reserved	
136	1DC _H	-	-	136	Reserved	
137	1D8 _H	-	-	137	Reserved	
138	1D4 _H	-	-	138	Reserved	
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator	
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection	
141	1C8 _H	-	-	141	Reserved	
142	1C4 _H	-	-	142	Reserved	
143	1C0 _H	-	-	143	Reserved	



13. HANDLING DEVICES

Special Care is Required for the following when Handling the Device:

- · Latch-up prevention
- · Unused pins handling
- · External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- · Stabilization of power supply voltage
- SMC power supply pins
- · Serial communication
- Mode Pin (MD)

1. Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

2. Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$..

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External Clock Usage


The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.








- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.



• Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

Icc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*6:} Worst case value for a package mounted on single layer PCB at specified TA without air flow.




_					Value			_
Parameter	Symbol	Pin Name	Conditions	Min	Typ	Max	Unit	Remarks
			$4.5V \le (D)V_{CC} \le 5.5V$	1	.,,,,	max		
	.,	Ama A tuma		(D)V _{CC}	_	(D)\\	V	
	V_{OH4}	4mA type	$I_{OH} = -4mA$ 2.7V \le (D)V _{CC} < 4.5V	- 0.5	-	(D)V _{CC}	\ \	
			$I_{OH} = -1.5 \text{mA}$ $4.5 \text{V} \le DV_{CC} \le 5.5 \text{V}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OH} = -52 \text{mA}$ 2.7V \leq DV _{CC} < 4.5V					T _A = -40°C
			$2.7V \le DV_{CC} < 4.5V$					- A
			$I_{OH} = -18 \text{mA}$ $4.5 \text{V} \le D V_{CC} \le 5.5 \text{V}$					
			$I_{OH} = -39\text{mA}$					
			$2.7V \le DV_{CC} < 4.5V$	-				$T_A = +25^{\circ}C$
"H" level		High Drive	I _{OH} = -16mA	DV _{cc}				
output voltage	V _{OH30}	type*	4.5V ≤ DV _{CC} ≤ 5.5V	- 0.5	-	DV_CC	V	
3.		31.	I _{OH} = -32mA					T .050C
			I _{OH} = -32mA 2.7V ≤ DV _{CC} < 4.5V					$T_A = +85^{\circ}C$
			I _{OH} = -14.5mA 4.5V ≤ DV _{CC} ≤ 5.5V					
			$4.5V \le DV_{CC} \le 5.5V$					
			I _{OH} = -30mA 2.7V ≤ DV _{CC} < 4.5V					T _A = +105°C
			$2.7V \le DV_{CC} < 4.5V$. A
			$I_{OH} = -14\text{mA}$ $4.5\text{V} \le \text{V}_{CC} \le 5.5\text{V}$					
		3mA type	$4.5V \le V_{CC} \le 5.5V$	V _{CC}		V _{cc}	V	
	V _{OH3}		$I_{OH} = -3mA$ 2.7V $\leq V_{CC} < 4.5V$	- 0.5	-			
			Lou = -1 5mA	0.5				
	V _{OL4}		$I_{OH} = -1.5 \text{mA}$ $4.5 \text{V} \le (D) V_{CC} \le 5.5 \text{V}$			0.4	V	
			$I_{OL} = +4\text{mA}$					
		4mA type	$I_{OL} = +4mA$ 2.7V \le (D)V _{CC} < 4.5V	7 -	-			
			$I_{OI} = +1.7 \text{mA}$					
			4.5V ≤ DV _{CC} ≤ 5.5V					
			$I_{OL} = +52 \text{mA}$ 2.7V \leq DV _{CC} < 4.5V					T _A = -40°C
								1A - 10 C
			$I_{OL} = +22\text{mA}$ $4.5\text{V} \le D\text{V}_{CC} \le 5.5\text{V}$					
			$I_{OL} = +39 \text{mA}$ 2.7V \leq DV _{CC} < 4.5V	-				$T_A = +25^{\circ}C$
WI W I I		High Drive						
"L" level output voltage	V_{OL30}	type*	$I_{OL} = +18mA$ 4.5V $\leq DV_{CC} \leq 5.5V$	╡ -	-	0.5	V	
output voitage		ļ ⁷¹	I _{OL} = +32mA					T .050C
			I _{OL} = +32mA 2.7V ≤ DV _{CC} < 4.5V					$T_A = +85^{\circ}C$
			$I_{OL} = +14\text{mA}$ $4.5\text{V} \le \text{DV}_{CC} \le 5.5\text{V}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OL} = +30 \text{mA}$ $2.7 \text{V} \leq \text{DV}_{CC} < 4.5 \text{V}$					T _A = +105°C
			$2.7V \le DV_{CC} < 4.5V$					A
		 	$I_{OL} = +13.5 \text{mA}$ 2.7V \le V_{CC} < 5.5V	+		 		
	V _{OL3}	3mA type	$I_{OL} = +3mA$	-	-	0.4	V	
		1				1	1	
	V_{OLD}	DEBUG I/F	$V_{CC} = 2.7V$	0	-	0.25	V	
	• OLD	52555 1/1	$I_{OL} = +25 \text{mA}$			0.20		




14.4.2 Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiametei	Symbol	Name	Conditions	Min	Тур	Max	Oilit	Kemarks
Input frequency	f _{CL}	X0A,	-	-	32.768	-	kHz	When using an oscillation circuit
		X1A	-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μS	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	








14.4.5 Operating Conditions of PLL

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Value			Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Oilit	iveillai ks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	




14.4.6 Reset Input


(V_{CC} = AV_{CC} = DV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V,
$$T_A$$
 = - 40°C to + 105°C)

Parameter	Symbol	Pin Name	Va	Unit		
1 didiliotoi	Cymbol	1 III Italiio	Min	Max	Onne	
Reset input time		Detv	10	-	μS	
Rejection of reset input time	TRSTL	RSTX	1	-	μs	











14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

_		Pin		Value		T		
Parameter	Symbol	Name	Min Typ Max			Unit	Remarks	
Resolution	-	-	-	- 71	10	bit		
Total error	-	-	- 3.0	-	+ 3.0	LSB		
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB		
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB		
Zero transition voltage	V _{OT}	ANn	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV		
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Typ + 20	mV		
Compare time*			1.0	-	5.0	μS	4.5V ≤ AV _{CC} ≤ 5.5V	
Compare time	-	-	2.2	-	8.0	μS	$2.7V \le AV_{CC} < 4.5V$	
Committee of these *			0.5	-	-	μS	4.5V ≤ AV _{CC} ≤ 5.5V	
Sampling time*	-	-	1.2	-	-	μS	2.7V ≤ AV _{CC} < 4.5V	
	I _A	AV _{CC}	-	2.0	3.1	mA	A/D Converter active	
Power supply current	I _{AH}		-	-	3.3	μА	A/D Converter not operated	
Reference power supply current	I _R	AVRH	-	520	810	μА	A/D Converter active	
(between AVRH and AVRL)	I _{RH}	AVNII	-	-	1.0	μА	A/D Converter not operated	
Analog input capacity	C _{VIN}	AN0 to 15	-	-	16.0	pF	Normal outputs	
7 thatog input capacity	OVIN	AN16 to 31	-	-	17.8	pF	High current outputs	
Analog impedance	R _{VIN}	ANn	-	-	2050	Ω	4.5V ≤ AV _{CC} ≤ 5.5V	
• .	TVIIN		-	-	3600	Ω	2.7V ≤ AV _{CC} < 4.5V	
Analog port input		AN0 to 15	- 0.3	-	+ 0.3	μΑ	AV _{SS} , AVRL < V _{AIN} <	
current (during conversion)	I _{AIN}	AN16 to 31	- 3.0	-	+ 3.0	μΑ	AV _{cc} , AVRH	
Analog input voltage	V _{AIN}	ANn	AVRL	-	AVRH	V		
Reference voltage	-	AVRH	AV _{CC} - 0.1	-	AV _{CC}	V		
range	-	AVRL	AV _{SS}	-	AV _{SS} + 0.1	V		
Variation between channels	-	ANn	-	-	4.0	LSB		


^{*:} Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance Rext, the board capacitance of the A/D converter input pin Cext and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

 $R_{\text{VIN}}\!\!:$ Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:

Tsamp = $7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$


- Do not select a sampling time below the absolute minimum permitted value. $(0.5\mu s \text{ for } 4.5V \le AV_{CC} \le 5.5V, 1.2\mu s \text{ for } 2.7V \le AV_{CC} < 4.5V)$
- ■If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- ■The accuracy gets worse as |AVRH AVRL| becomes smaller.




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

■CY96F6A6







Page	Section	Change Results
		Added part number MCU with CAN controller MB96F6A5RBPMC-GSE1 MB96F6A5RBPMC-GSE2 MCU without CAN controller MB96F6A5ABPMC-GSE1 MB96F6A5ABPMC-GSE1
Revision 1.	1	
-	-	Company name and layout design change
Rev.*B		
-	Marketing Part Numbers changed from an MB prefix to a CY prefix.	
5, 7, 66, 67	Product Lineup Pin Assignment Ordering Information Package Dimension	Package description modified to JEDEC description. FPT-120P-M21 → LQM120
66	16. Ordering Information	Revised Marketing Part Numbers as follows: Before) MCU with CAN controller MB96F6A5RBPMC-GSE1 MB96F6A6RBPMC-GSE2 MB96F6A6RBPMC-GSE2 MCU without CAN controller MB96F6A5ABPMC-GSE1 MB96F6A5ABPMC-GSE1 MB96F6A5ABPMC-GSE1 CY96F6A6RBPMC-GSE2

NOTE: Please see "Document History" about later revised information.