E·XFL

NXP USA Inc. - MK22FX512VLH12 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 120MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IrDA, SPI, UART/USART, USB, USB OTG |
| Peripherals | DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 40 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 22x16b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mk22fx512vlh12 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Ratings

1.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | _ | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | _ | 3 | _ | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

1.4 Voltage and current operating ratings



2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements Table 1. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|---------------------|--|-----------------------|----------------------|------|-------|
| V _{DD} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DDA} | Analog supply voltage | 1.71 | 3.6 | V | |
| $V_{DD} - V_{DDA}$ | V _{DD} -to-V _{DDA} differential voltage | -0.1 | 0.1 | V | |
| $V_{SS} - V_{SSA}$ | V _{SS} -to-V _{SSA} differential voltage | -0.1 | 0.1 | V | |
| V _{BAT} | RTC battery supply voltage | 1.71 | 3.6 | V | |
| V _{IH} | Input high voltage | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V | $0.7 \times V_{DD}$ | — | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | $0.75 \times V_{DD}$ | _ | V | |
| VIL | Input low voltage | | | | |
| | • $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ | _ | $0.35 \times V_{DD}$ | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$ | _ | $0.3 \times V_{DD}$ | V | |
| V _{HYS} | Input hysteresis | $0.06 \times V_{DD}$ | _ | V | |
| I _{ICDIO} | Digital pin negative DC injection current — single pin | _ | | | 1 |
| | • V _{IN} < V _{SS} -0.3V | -5 | _ | mA | |
| I _{ICAIO} | Analog ² , EXTAL, and XTAL pin DC injection current | | | | 3 |
| | - Single pin | F | | mA | |
| | • $v_{\rm IN} < v_{\rm SS}$ -0.3V (Negative current injection) | -5 | | | |
| | V_{IN} > V_{DD}+0.3V (Positive current injection) | _ | +5 | | |
| I _{ICcont} | Contiguous pin DC injection current —regional limit, | | | | |
| | includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins | | | | |
| | Negative current injection | -25 | _ | mA | |
| | Positive current injection | _ | +25 | | |
| | | | | | |
| V _{ODPU} | Open drain pullup voltage level | V _{DD} | V _{DD} | V | 4 |
| V _{RAM} | V _{DD} voltage required to retain RAM | 1.2 | — | V | |
| V _{RFVBAT} | V_{BAT} voltage required to retain the VBAT register file | V _{POR_VBAT} | — | V | |

All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.

2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.



| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | JTAG and CJTAG | 0 | 50 | |
| | Serial Wire Debug | | | |
| J2 | TCLK cycle period | 1/J1 | _ | ns |
| J3 | TCLK clock pulse width | | | |
| | Boundary Scan | 50 | — | ns |
| | JTAG and CJTAG | 20 | _ | ns |
| | Serial Wire Debug | 10 | — | ns |
| J4 | TCLK rise and fall times | — | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | _ | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 2.6 | _ | ns |
| J7 | TCLK low to boundary scan output data valid | | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | _ | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1 | — | ns |
| J11 | TCLK low to TDO data valid | | 17 | ns |
| J12 | TCLK low to TDO high-Z | _ | 17 | ns |
| J13 | TRST assert time | 100 | _ | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | | ns |

Table 13. JTAG limited voltage range electricals (continued)

Table 14. JTAG full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | TCLK frequency of operation | | | MHz |
| | Boundary Scan | 0 | 10 | |
| | JTAG and CJTAG | 0 | 20 | |
| | Serial Wire Debug | 0 | 40 | |
| J2 | TCLK cycle period | 1/J1 | _ | ns |
| J3 | TCLK clock pulse width | | | |
| | Boundary Scan | 50 | _ | ns |
| | JTAG and CJTAG | 25 | _ | ns |
| | Serial Wire Debug | 12.5 | — | ns |
| J4 | TCLK rise and fall times | _ | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | _ | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 0 | — | ns |
| J7 | TCLK low to boundary scan output data valid | | 25 | ns |

Table continues on the next page ...



3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V _{DD} | Supply voltage | 1.71 | — | 3.6 | V | |
| I _{DDOSC} | Supply current — low-power mode (HGO=0) | | | | | 1 |
| | • 32 kHz | — | 600 | — | nA | |
| | • 4 MHz | — | 200 | — | μA | |
| | • 8 MHz (RANGE=01) | — | 300 | — | μA | |
| | • 16 MHz | _ | 950 | _ | μA | |
| | • 24 MHz | — | 1.2 | — | mA | |
| | • 32 MHz | _ | 1.5 | _ | mA | |
| I _{DDOSC} | Supply current — high gain mode (HGO=1) | | | | | 1 |
| | • 32 kHz | _ | 7.5 | _ | μA | |
| | • 4 MHz | — | 500 | _ | μA | |
| | • 8 MHz (RANGE=01) | — | 650 | _ | μA | |
| | • 16 MHz | — | 2.5 | _ | mA | |
| | • 24 MHz | _ | 3.25 | _ | mA | |
| | • 32 MHz | — | 4 | _ | mA | |
| C _x | EXTAL load capacitance | _ | _ | _ | | 2, 3 |
| Cy | XTAL load capacitance | _ | | _ | | 2, 3 |
| R _F | Feedback resistor — low-frequency, low-power mode (HGO=0) | | | | MΩ | 2, 4 |
| | Feedback resistor — low-frequency, high-gain mode (HGO=1) | _ | 10 | _ | MΩ | |
| | Feedback resistor — high-frequency, low- power mode (HGO=0) | _ | _ | _ | MΩ | |
| | Feedback resistor — high-frequency, high-gain mode (HGO=1) | _ | 1 | _ | MΩ | |
| R _S | Series resistor — low-frequency, low-power mode (HGO=0) | _ | _ | _ | kΩ | |
| | Series resistor — low-frequency, high-gain mode (HGO=1) | — | 200 | — | kΩ | |
| | Series resistor — high-frequency, low-power mode (HGO=0) | _ | _ | _ | kΩ | |
| | Series resistor — high-frequency, high-gain mode (HGO=1) | | | | | |

Table continues on the next page ...



- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

3.3.3 32 kHz oscillator electrical characteristics

3.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|------------------------------|---|------|------|------|------|
| V _{BAT} | Supply voltage | 1.71 | — | 3.6 | V |
| R _F | Internal feedback resistor | — | 100 | — | MΩ |
| C _{para} | Parasitical capacitance of EXTAL32 and XTAL32 | | 5 | 7 | pF |
| V _{pp} ¹ | Peak-to-peak amplitude of oscillation | — | 0.6 | — | V |

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.3.2 32 kHz oscillator frequency specifications Table 19. 32 kHz oscillator frequency specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-------------------------|---|------|--------|------------------|------|-------|
| f _{osc_lo} | Oscillator crystal | — | 32.768 | — | kHz | |
| t _{start} | Crystal start-up time | — | 1000 | _ | ms | 1 |
| V _{ec_extal32} | Externally provided input clock amplitude | 700 | | V _{BAT} | mV | 2, 3 |

1. Proper PC board layout procedures must be followed to achieve specifications.

2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

 The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

3.4 Memories and memory interfaces



| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------------|--|------|------|------|------|-------|
| | Swap Control execution time | | | | | |
| t _{swapx01} | control code 0x01 | _ | 200 | _ | μs | |
| t _{swapx02} | control code 0x02 | _ | 90 | 150 | μs | |
| t _{swapx04} | control code 0x04 | — | 90 | 150 | μs | |
| t _{swapx08} | control code 0x08 | _ | — | 30 | μs | |
| | Program Partition for EEPROM execution time | | | | | |
| t _{pgmpart32k} | 32 KB EEPROM backup | _ | 70 | _ | ms | |
| t _{pgmpart128k} | 128 KB EEPROM backup | _ | 75 | _ | ms | |
| | Set FlexRAM Function execution time: | | | | | |
| t _{setramff} | Control Code 0xFF | _ | 70 | _ | μs | |
| t _{setram32k} | 32 KB EEPROM backup | _ | 0.8 | 1.2 | ms | |
| t _{setram64k} | 64 KB EEPROM backup | _ | 1.3 | 1.9 | ms | |
| t _{setram128k} | 128 KB EEPROM backup | _ | 2.4 | 3.1 | ms | |
| t _{eewr8bers} | Byte-write to erased FlexRAM location execution time | _ | 175 | 275 | μs | 3 |
| | Byte-write to FlexRAM execution time: | | | | | |
| t _{eewr8b32k} | 32 KB EEPROM backup | — | 385 | 1700 | μs | |
| t _{eewr8b64k} | 64 KB EEPROM backup | — | 475 | 2000 | μs | |
| t _{eewr8b128k} | 128 KB EEPROM backup | _ | 650 | 2350 | μs | |
| t _{eewr16bers} | 16-bit write to erased FlexRAM location execution time | _ | 175 | 275 | μs | |
| | 16-bit write to FlexRAM execution time: | | | | | |
| t _{eewr16b32k} | 32 KB EEPROM backup | — | 385 | 1700 | μs | |
| t _{eewr16b64k} | 64 KB EEPROM backup | — | 475 | 2000 | μs | |
| t _{eewr16b128k} | 128 KB EEPROM backup | _ | 650 | 2350 | μs | |
| t _{eewr32bers} | 32-bit write to erased FlexRAM location execution time | _ | 360 | 550 | μs | |
| | 32-bit write to FlexRAM execution time: | | | | | |
| t _{eewr32b32k} | 32 KB EEPROM backup | — | 630 | 2000 | μs | |
| t _{eewr32b64k} | 64 KB EEPROM backup | — | 810 | 2250 | μs | |
| t _{eewr32b128k} | 128 KB EEPROM backup | _ | 1200 | 2650 | μs | |

| Table 21. | Flash command | timing s | pecifications (| (continued) |) |
|-----------|---------------|----------|-----------------|-------------|---|
|-----------|---------------|----------|-----------------|-------------|---|

1. Assumes 25MHz or greater flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.



3.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes_subsystem =
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycee}}$$

where

- Writes_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcycee} EEPROM-backup cycling endurance



2. Specification is valid for all FB_AD[31:0] and FB_TA.

Table 26. Flexbus full voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
|-----|---|----------|--------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | |
| | Frequency of operation | _ | FB_CLK | MHz | |
| FB1 | Clock period | 1/FB_CLK | _ | ns | |
| FB2 | Address, data, and control output valid | — | 13.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0 | _ | ns | 1 |
| FB4 | Data and FB_TA input setup | 13.7 | _ | ns | 2 |
| FB5 | Data and FB_TA input hold | 0.5 | | ns | 2 |

- 1. Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W, FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.
- 2. Specification is valid for all FB_AD[31:0] and $\overline{FB_TA}$.





Figure 13. FlexBus read timing diagram





Figure 14. FlexBus write timing diagram

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog





Figure 17. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications Table 29. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|-----------------------|------|-----------------|------------------|
| V _{DD} | Supply voltage | 1.71 | — | 3.6 | V |
| I _{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | _ | _ | 200 | μA |
| I _{DDLS} | Supply current, low-speed mode (EN=1, PMODE=0) | — | _ | 20 | μA |
| V _{AIN} | Analog input voltage | $V_{SS} - 0.3$ | _ | V _{DD} | V |
| V _{AIO} | Analog input offset voltage | _ | _ | 20 | mV |
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | _ | 5 | _ | mV |
| | • CR0[HYSTCTR] = 01 | _ | 10 | _ | mV |
| | • CR0[HYSTCTR] = 10 | _ | 20 | _ | mV |
| | • CR0[HYSTCTR] = 11 | _ | 30 | — | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | _ | _ | V |
| V _{CMPOI} | Output low | _ | _ | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | _ | _ | 40 | μs |
| I _{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | — | μA |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | _ | 0.3 | LSB |



3.6.3.2 12-bit DAC operating behaviors Table 31. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|---------------------------|----------|-------------------|--------|-------|
| I _{DDA_DACL} | Supply current — low-power mode | — | _ | 150 | μΑ | |
| I _{DDA_DACH} | Supply current — high-speed mode | — | _ | 700 | μΑ | |
| t _{DACLP} | Full-scale settling time (0x080 to 0xF7F) — low-power mode | — | 100 | 200 | μs | 1 |
| tDACHP | Full-scale settling time (0x080 to 0xF7F) — high-power mode | _ | 15 | 30 | μs | 1 |
| t _{CCDACLP} | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode | _ | 0.7 | 1 | μs | 1 |
| V _{dacoutl} | DAC output voltage range low — high- speed mode, no load, DAC set to 0x000 | — | _ | 100 | mV | |
| V _{dacouth} | DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF | V _{DACR} –100 | _ | V _{DACR} | mV | |
| INL | Integral non-linearity error — high speed mode | — | _ | ±8 | LSB | 2 |
| DNL | Differential non-linearity error — V _{DACR} > 2 V | — | — | ±1 | LSB | 3 |
| DNL | Differential non-linearity error — V _{DACR} = VREF_OUT | — | — | ±1 | LSB | 4 |
| VOFFSET | Offset error | | ±0.4 | ±0.8 | %FSR | 5 |
| E _G | Gain error | _ | ±0.1 | ±0.6 | %FSR | 5 |
| PSRR | Power supply rejection ratio, $V_{DDA} \ge 2.4 V$ | 60 | — | 90 | dB | |
| T _{CO} | Temperature coefficient offset voltage | _ | 3.7 | _ | μV/C | 6 |
| T _{GE} | Temperature coefficient gain error | | 0.000421 | | %FSR/C | |
| A _C | Offset aging coefficient | | | 100 | μV/yr | |
| Rop | Output resistance (load = $3 \text{ k}\Omega$) | — | _ | 250 | Ω | |
| SR | Slew rate -80h \rightarrow F7Fh \rightarrow 80h | | | | V/µs | |
| | High power (SP_{HP}) | 1.2 | 1.7 | — | | |
| | Low power (SP _{LP}) | 0.05 | 0.12 | — | | |
| СТ | Channel to channel cross talk | — | — | -80 | dB | |
| BW | 3dB bandwidth | | | | kHz | |
| | High power (SP_{HP}) | 550 | - | — | | |
| | • Low power (SP _{LP}) | 40 | - | — | | |

1. Settling within ±1 LSB

- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV





Figure 21. Offset at half scale vs. temperature

3.6.4 Voltage reference electrical specifications

| Fable 32. | VREF full-range | operating | requireme | ents |
|-----------|-----------------|-----------|-----------|------|
|-----------|-----------------|-----------|-----------|------|

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------|---|------|------|-------|
| V _{DDA} | Supply voltage | 1.71 | 3.6 | V | — |
| T _A | Temperature | Operating temperature range of the device | | °C | _ |
| CL | Output load capacitance | 100 | | nF | 1, 2 |

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.



| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|---------------------|--|--------|-------|--------|------|-------|
| V _{out} | Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C | 1.1915 | 1.195 | 1.1977 | V | 1 |
| V _{out} | Voltage reference output — factory trim | 1.1584 | — | 1.2376 | V | 1 |
| V _{out} | Voltage reference output — user trim | 1.193 | — | 1.197 | V | 1 |
| V _{step} | Voltage reference trim step | — | 0.5 | — | mV | 1 |
| V _{tdrift} | Temperature drift (Vmax -Vmin across the full temperature range) | _ | — | 80 | mV | 1 |
| I _{bg} | Bandgap only current | — | — | 80 | μA | 1 |
| ΔV _{LOAD} | Load regulation • current = ± 1.0 mA | _ | 200 | _ | μV | 1, 2 |
| T _{stup} | Buffer startup time | — | — | 100 | μs | — |
| V _{vdrift} | Voltage drift (Vmax -Vmin across the full voltage range) | _ | 2 | | mV | 1 |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 34. VREF limited-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|----------------|-------------|------|------|------|-------|
| T _A | Temperature | 0 | 50 | °C | — |

Table 35. VREF limited-range operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|--|-------|-------|------|-------|
| V _{out} | Voltage reference output with factory trim | 1.173 | 1.225 | V | — |

3.7 Timers

See General switching specifications.

3.8 Communication interfaces





Figure 23. DSPI classic SPI timing — slave mode

3.8.6 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|-------------------------------|--------------------------|------|-------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | — | 15 | MHz | |
| DS1 | DSPI_SCK output cycle time | 4 x t _{BUS} | — | ns | |
| DS2 | DSPI_SCK output high/low time | (t _{SCK} /2) - 4 | (t _{SCK/2)} + 4 | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | (t _{BUS} x 2) – 4 | _ | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | (t _{BUS} x 2) – 4 | _ | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -4.5 | | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 20.5 | _ | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | _ | ns | |

Table 40. Master mode DSPI timing (full voltage range)

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].





Figure 28. I2S/SAI timing — master modes

| | | | • | |
|------|---|------|------|-------------|
| Num. | Characteristic | Min. | Max. | Unit |
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 5.8 | — | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | 2 | — | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | — | 23.5 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 5.8 | — | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | — | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | _ | 25 | ns |

Table 45. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear





Figure 30. I2S/SAI timing — master modes

Table 47. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 250 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30 | - | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK | | - | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | — | | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | — | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 30 | — | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | | — | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ¹ | | 72 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear





Figure 31. I2S/SAI timing — slave modes

3.8.9.3 Ordering parts

3.8.9.3.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK22 and MK22

3.8.9.4 Part identification

3.8.9.4.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

3.8.9.4.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

3.8.9.4.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Kinetis K22F Sub-Family Data Sheet, Rev4, 11/2014.



- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8.9.5.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.9.5.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol | Description | Min. | Тур. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I _{WP} | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μA |

3.8.9.5.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



5 Pinout

5.1 K22 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

NOTE

- The analog input signals ADC0_DP2 and ADC0_DM2 on PTE2 and PTE3 are available only for K21 and K22 devices and are not present on K10 and K20 devices.
- The TRACE signals on PTE0, PTE1, PTE2, PTE3, and PTE4 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.
- If the VBAT pin is not used, the VBAT pin should be left floating. Do not connect VBAT pin to VSS.
- The FTM_CLKIN signals on PTB16 and PTB17 are available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices. For K22D devices this signal is on ALT7, and for K22F devices, this signal is on ALT4.
- The FTM0_CH2 signal on PTC5/LLWU_P9 is available only for K11, K12, K21, and K22 devices and is not present on K10 and K20 devices.
- The I2C0_SCL signal on PTD2/LLWU_P13 and I2C0_SDA signal on PTD3 are available only for K11, K12, K21, and K22 devices and are not present on K10 and K20 devices.

| 64 LQFP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|------------------|-----------|-----------|------------------|------|----------|------|------------------|----------|----------------|--------|
| 1 | PTE0 | ADC1_SE4a | ADC1_SE4a | PTE0 | | UART1_TX | | TRACE_ CLKOUT | I2C1_SDA | RTC_ CLKOUT | |
| 2 | PTE1/ LLWU_P0 | ADC1_SE5a | ADC1_SE5a | PTE1/ LLWU_P0 | | UART1_RX | | TRACE_D3 | I2C1_SCL | | |
| 3 | VDD | VDD | VDD | | | | | | | | |
| 4 | VSS | VSS | VSS | | | | | | | | |
| 5 | USB0_DP | USB0_DP | USB0_DP | | | | | | | | |