



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	6KB (6K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj06gs102-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Table of Contents

dsPIC	C33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 Product Families	2
1.0	Device Overview	17
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	21
3.0	CPU	31
4.0	Memory Organization	43
5.0	Flash Program Memory	83
6.0	Resets	89
7.0	Interrupt Controller	97
8.0	Oscillator Configuration	135
9.0	Power-Saving Features	147
10.0	I/O Ports	155
11.0	Timer1	183
12.0	Timer2/3 Features	185
13.0	Input Capture	191
14.0	Output Compare	193
15.0	High-Speed PWM	197
16.0	Serial Peripheral Interface (SPI)	219
17.0	Inter-Integrated Circuit (I ² C TM)	225
18.0	Universal Asynchronous Receiver Transmitter (UART)	233
19.0	High-Speed 10-bit Analog-to-Digital Converter (ADC)	239
20.0	High-Speed Analog Comparator	263
21.0	Special Features	267
22.0	Instruction Set Summary	275
23.0	Development Support	283
24.0	Electrical Characteristics	287
25.0	High-Temperature Electrical Characteristics	333
26.0	50 MIPS Electrical Characteristics	341
27.0	DC and AC Device Characteristics Graphs	347
28.0	Packaging Information	351
The N	/icrochip Web Site	393
Custo	omer Change Notification Service	393
Custo	mer Support	393
Produ	uct Identification System	395

IABLE 1-1:	PINOUI	NO DESC	KIPHON	
Pin Name	Pin Type	Buffer Type	PPS Capable	Description
AN0-AN11	I	Analog	No	Analog input channels
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function.
CLKO	0	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	Ι	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode;
OSC2	I/O	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CN0-CN29	I	ST	No	Change Notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2	I	ST	Yes	Capture Inputs 1/2.
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2) Compare Outputs 1 through 2.
INT0	I	ST	No	External Interrupt 0.
INT1	I	ST	Yes	External Interrupt 1.
INT2	I	ST	Yes	External Interrupt 2.
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC13	I/O	ST	No	PORTC is a bidirectional I/O port.
RP0-RP29	I/O	ST	No	Remappable I/O pins.
T1CK	Ι	ST	Yes	Timer1 external clock input.
T2CK	I	ST	Yes	Timer2 external clock input.
ТЗСК	I	ST	Yes	Timer3 external clock input.
U1CTS	I	ST	Yes	UART1 Clear-To-Send.
U1RTS	0		Yes	UART1 Ready-To-Send.
		SI	Yes	UARI1 receive.
	0		res	
SCK1	1/0	SI	Yes	Synchronous serial clock input/output for SPI1.
SD01		51	Vos	SPI1 data out
SS1	1/0	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCI 1	1/0	ST	No	Synchronous serial clock input/output for I2C1
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
TMS	I	TTL	No	JTAG Test mode select pin.
тск	I	TTL	No	JTAG test clock input pin.
TDI	I	TTL	No	JTAG test data input pin.
TDO	0	-	No	JTAG test data output pin.
Legend: CMOS	= CMOS	compatible	input or o	utput Analog = Analog input I = Input

s compatible input or output yena: ST = Schmitt Trigger input with CMOS levels P = Power TTL = Transistor-Transistor Logic

Analog = Analog input PPS = Peripheral Pin Select

O = Output

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A singlecycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can serve as a data, address or address offset register. The sixteenth Working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature allows any instruction access program space as if it were data space.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain Working registers to each address space.

TABLE 4	Image: ABLE 4-20: HIGH-SPEED PWM GENERATOR 3 REGISTER MAP FOR dsPIC33FJ16GSX02/X04 DEVICES ONLY																	
File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0460	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	—	—	_	CAM	XPRES	IUE	0000
IOCON3	0462	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON3	0464	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC3	0466		PDC3<15:0> 0														0000	
PHASE3	0468		PHASE3<15:0> 000													0000		
DTR3	046C	—	DTR3<13:0> 00/													0000		
ALTDTR3	046C	—	—							AL	TDTR3<13:0)>						0000
SDC3	046E									SDC3<15:0:	>							0000
SPHASE3	0470								SF	PHASE3<15	:0>							0000
TRIG3	0472							TRGCMP<	:15:3>						—	_	—	0000
TRGCON3	0474	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG3	0476	STRGCMP<15:3> — — — 000												0000				
PWMCAP3	0478						F	WMCAP3	<15:3>						—	_	—	0000
LEBCON3	047A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB6	LEB5	LEB4	LEB3	LEB2	LEB1	LEB0	_	_	_	0000
Legend:	<pre>interview in the interview interview in the interview i</pre>																	

TABLE 4-21: HIGH-SPEED PWM GENERATOR 4 REGISTER MAP FOR dsPIC33FJ06GS101 AND dsPIC33FJ16GS50X DEVICES ONLY

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON4	0480	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC1	DTC0	_		—	CAM	XPRES	IUE	0000
IOCON4	0482	PENH	PENL	POLH	POLL	PMOD1	PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
FCLCON4	0484	IFLTMOD	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
PDC4	0486		PDC4<15:0> 0(0000					
PHASE4	0488		PHASE4<15:0> 0(0000						
DTR4	048A	—	— — DTR4<13:0> 000											0000				
ALTDTR4	048A	—								AL	TDTR4<13:0)>						0000
SDC4	048E									SDC4<15:0	>							0000
SPHASE4	0490								S	PHASE4<15	:0>							0000
TRIG4	0492							TRGCMP<	15:3>						_	_	_	0000
TRGCON4	0494	TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	—	DTM	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
STRIG4	0496	STRGCMP<15:3> 000											0000					
PWMCAP4	0498						F	PWMCAP4	<15:3>						—	_	_	0000
LEBCON4	049A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB6	LEB5	LEB4	LEB3	LEB2	LEB1	LEB0	_			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-37: PORTA REGISTER MAP

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	—	_		—		_	_	—				TRISA<4:0>					001F
PORTA	02C2	_	_	_	_	_	_	_	_	_	_	_	RA<4:0>				xxxx	
LATA	02C4	_	_	_	_	_	_	_	_	_	_	_	LATA<4:0>				0000	
ODCA	02C6	_	_	_	_	_	_	_	_	_	_	_	ODC	A<4:3>	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-38: PORTB REGISTER MAP FOR dsPIC33FJ06GS101

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	—	—	_	_		—	—	_	TRISB<7:0>							OOFF	
PORTB	02CA	_	_	_	_	_	_	_	_				RB<	:7:0>				xxxx
LATB	02CC	_	_	_	_	_	_	_	_	LATB<7:0>							0000	
ODCB	02CE	—	_	_	_		-	_	_	ODC	B<7:6>	—	ODCB4			_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-39:PORTB REGISTER MAP FOR dsPIC33FJ06GS102, dsPIC33FJ06GS202, dsPIC33FJ16GS402, dsPIC33FJ16GS404,
dsPIC33FJ16GS502 AND dsPIC33FJ16GS504

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB<15:0>														FFFF		
PORTB	02CA		RB<15:0> xx												xxxx			
LATB	02CC	LATB<15:0> 000											0000					
ODCB	02CE		(ODCB<15:11	>		-	-		ODCB<8:6	S>	_	ODCB4 ⁽¹⁾		-	_		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is not available on dsPIC33FJ06GS202/502 devices.

TABLE 4-40: PORTC REGISTER MAP FOR dsPIC33FJ16GS404 AND dsPIC33FJ16GS504

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0	—	—		TRISC<13:0> 3F1													3FFF
PORTC	02D2		_		RC<13:0> xxxx											xxxx		
LATC	02D4		_		LATC<13:0> 0000										0000			
ODCC	02D6	_	_	0	DCC<13:11	>	_	_			ODC	C<8:3>			_	_	ODCC0	0000

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2008-2014 Microchip Technology Inc.

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred

- 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—			—	_	
bit 15	·					·	bit 8
L							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	PWM4IP2	PWM4IP1	PWM4IP0	—	PWM3IP2	PWM3IP1	PWM3IP0
bit 7			•				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	PWM4IP<2:0	>: PWM4 Inter	rupt Priority b	its			
	111 = Interru	pt is Priority 7 (highest priorit	y)			
	•						
	•						
	•						
	001 = Interru	pt is Priority 1					
		pt source is als	abled				
bit 3	Unimplemen	ted: Read as '	0′				
bit 2-0	PWM3IP<2:0	PWM3 Inter	rupt Priority b	its			
	111 = Interru	pt is Priority 7 (highest priorit	y)			
	•						
	•						
	•	nt in Driarity 1					
	001 = Interrup	puis Priority 1 nt source is dis	ahled				

REGISTER 7-29: IPC24: INTERRUPT PRIORITY CONTROL REGISTER 24

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4, or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by Equation 8-2.

EQUATION 8-2: Fosc CALCULATION

Fosc = Fin *
$$\left(\frac{M}{N1*N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 8-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE



FIGURE 8-2: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 PLL BLOCK DIAGRAM



U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			PWM4MD	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			—	—		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11	PWM4MD: P	WM Generator	4 Module Disa	ıble bit			
	1 = PWM Ger	nerator 4 modu	le is disabled				
	0 = PWM Ger	nerator 4 modu	le is enabled				
bit 10	PWM3MD: P	WM Generator	3 Module Disa	ible bit			
	1 = PWM Ger	nerator 3 modu	le is disabled				
hit 9		MM Generator	2 Module Disa	ble hit			
bit 5	1 – PWM Ger	nerator 2 modu	le is disabled				
	0 = PWM Ger	nerator 2 modu	le is enabled				
bit 8	PWM1MD: P	WM Generator	1 Module Disa	ıble bit			
	1 = PWM Ger	nerator 1 modu	le is disabled				
	0 = PWM Ger	nerator 1 modu	le is enabled				
bit 7-0	Unimplemen	ted: Read as '	0'				

REGISTER 9-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	—	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾				
bit 15 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
SSEN ⁽³	³⁾ CKP	MSTEN	SPRE2 ⁽²⁾	SPRE1 ⁽²⁾	SPRE0 ⁽²⁾	PPRE1 ⁽²⁾	PPRE0 ⁽²⁾				
bit 7	bit 7 bit 0										
Legend:											
R = Reada	able bit	W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15-13	Unimplemen	ted: Read as '	0'								
bit 12	DISSCK: Disa	able SCKx Pin	bit (SPI Maste	er modes only)							
	1 = Internal S	PI clock is disa	abled; pin func	tions as I/O							
h:+ 44		PI CIOCK IS ena	DIEC								
DICTI		able SDOx Pin	DII modulo: nin f	unationa ao I/C	`						
	1 = SDOX pin 0 = SDOx pin	is controlled by	v the module)						
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ect bit							
	1 = Communi	ication is word-	wide (16 bits)								
	0 = Communi	ication is byte-	wide (8 bits)								
bit 9	SMP: SPIX D	SMP: SPIx Data Input Sample Phase bit									
	Master mode:	<u>.</u>									
	1 = Input data 0 = Input data	a sampled at ei a sampled at m	nd of data outp iddle of data c	out time							
	Slave mode:	a oumpiou at m									
	SMP must be	cleared when	SPIx is used i	n Slave mode.							
bit 8	CKE: SPIx CI	lock Edge Sele	ect bit ⁽¹⁾								
	1 = Serial out	put data chang	ges on transitio	on from active	clock state to Id	le clock state (s	see bit 6)				
	0 = Serial out	put data chang	jes on transitio	on from Idle clo	ock state to activ	/e clock state (s	see bit 6)				
bit 7	SSEN: Slave	Select Enable	bit (Slave mo	de) ⁽³⁾							
	$1 = \frac{SSX}{SSX}$ pin is $0 = \frac{SSX}{SSX}$ pin is	s used for Slav	e mode odule: pin co	ntrolled by por	t function						
bit 6	CKP: Clock P	Polarity Select I	nitaalo, piirool		Turiotion						
1 = Idle state for clock is a high level: active state is a low level											
0 = Idle state for clock is a low level; active state is a high level											
bit 5 MSTEN: Master Mode Enable bit											
	1 = Master m	ode									
	0 = Slave mo	de									
Note 4:		upped in the Fr		doo Dramore (his hit to (a) f==	the Frenced OD	Imadas				
note 1:	(FRMEN = 1).	used in the Fr	ameu SPI moo	ues. Program t		ule Framed SP	THOUES				
2:	Do not set both pri	mary and seco	ondary prescal	ers to a value	of 1:1.						

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

- **3:** This bit must be cleared when FRMEN = 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—					_	—					
bit 15					-		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IRQEN6	PEND6	SWTRG6			TRGSRC6<4:0	>					
bit 7							bit 0				
r											
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-8	Unimplemented: Read as '0'										
bit 7	IRQEN6: Inte	N6: Interrupt Request Enable 6 bit									
	1 = Enables I	ables IRQ generation when requested conversion of Channels AN13 and AN12 is completed									
	0 = IRQ is no	t generated	O 4 4 O 1 14								
bit 6	PEND6: Pend	ding Conversio	n Status 6 bit								
	1 = Conversio 0 = Conversio	on of Channels on is complete	AN13 and AN	N 12 is pending	g; set when sele	cted trigger is a	asserted				
bit 5	t 5 SWTRG6: Software Trigger 6 bit										
	1 = Starts conversion of AN13 (INTREF) and AN12 (EXTREF) (if selected by the TRGSRCx bits) ⁽²⁾ This bit is automatically cleared by hardware when the PEND6 bit is set.										
	0 = Conversi	ion has not star	ted								
Note 1: Th	his register is onl	ly implemented	on the dsPIC	33FJ16GS502	2 and dsPIC33F	J16GS504 dev	ices.				

REGISTER 19-8: ADCPC3: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 3⁽¹⁾

2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

R/W-0	U-0	R/W-0	r-0	r-0	r-0	r-0	R/W-0			
CMPON	<u> </u>	CMPSIDL	r	r	r	r	DACOE			
bit 15	t 15									
R/W-0	R/W-0	R/W-0	r-0	R/W-0	r-0	R/W-0	R/W-0			
INSEL1	INSEL0	INSEL0 EXTREF r CMPSTAT r CMPPOL R								
bit 7							bit 0			
Legend:		r = Reserved bit								
R = Reada	ble bit	W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	CMPON: Con 1 = Compara 0 = Compara	mparator Opera ator module is e ator module is d	ting Mode bit nabled isabled (redu	ices power cor	sumption)					
bit 14	Unimplemer	nted: Read as 'o)'							
bit 13	CMPSIDL: C	omparator Stop	in Idle Mode	bit						
	1 = Discontin 0 = Continue If a device ha Idle mode.	 1 = Discontinues module operation when device enters Idle mode. 0 = Continues module operation in Idle mode If a device has multiple comparators, any CMPSIDL bit set to '1' disables ALL comparators while in Idle mode. 								
bit 12-9	Reserved: R	ead as '0'								
bit 8	DACOE: DAG	C Output Enable	e							
	1 = DAC ana 0 = DAC ana	log voltage is ou log voltage is no	utput to the D ot connected	ACOUT pin ⁽¹⁾ to the DACOU	T pin					
bit 7-6	INSEL<1:0>:	Input Source S	elect for Con	nparator bits						
	00 = Selects 01 = Selects 10 = Selects 11 = Selects	CMPxA input pi CMPxB input pi CMPxC input p CMPxD input p	n n in							
bit 5	EXTREF: En	able External R	eference bit							
	1 = External external 0 = Internal the RAN	source provide voltage source) reference sourc GE bit setting)	es reference es provide re	to the DAC ((maximum DAC DAC (maximur	C voltage detern m DAC voltage o	mined by the determined by			
bit 4	Reserved: R	ead as '0'								
bit 3	CMPSTAT: C	urrent State of 0	Comparator (Dutput Includin	g CMPPOL Sel	lection bit				
bit 2	Reserved: R	ead as '0'								
bit 1	CMPPOL: Co	omparator Outp	ut Polarity Co	ontrol bit						
	1 = Output is 0 = Output is	inverted non-inverted								
bit 0 RANGE: Selects DAC Output Voltage Range bit										
	1 = High Ran 0 = Low Ran	ige: Max DAC V ge: Max DAC V	alue = AVDD/ alue = INTRE	/2, 1.65V at 3.3 F (2)	3V AVdd					
Note 1:	DACOUT can be a that multiple comp	associated only parators do not e	with a single enable the DA	comparator at	any given time etting their resp	. The software n ective DACOE b	nust ensure bit.			

REGISTER 20-1: CMPCONx: COMPARATOR CONTROL x REGISTER

2: Refer to the DAC Module Specifications (Table 24-43) in **Section 24.0** "Electrical Characteristics" for the INTREF value.

BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection bit
			1 = Boot segment can be written
			0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size bits
			x11 = No boot program Flash segment
			Boot Space is 256 Instruction Words (except interrupt vectors):
			110 = Standard security; boot program Flash segment ends at
			010 = High security; boot program Flash segment ends at
			0x0003FE
			Boot Space is 768 Instruction Words (except interrupt vectors):
			101 = Standard security; boot program Flash segment ends at
			0x0007FE
			0x0007FE
			Boot Space is 1792 Instruction Words (except interrupt vectors):
			100 = Standard security; boot program Flash segment ends at
			0x000FFE
			000 = High security; boot program Flash segment ends at 0x000FFF
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bits
	100	initiodiato	11 = User program memory is not code-protected
			10 = Standard security
			0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit
			1 = User program memory is not write-protected
	FORCE	las as a dia ta	0 = User program memory is write-protected
IESU	FUSUSEL	Immediate	1 - Stort up dovice with EBC, then outemptically awitch to the
			user-selected oscillator source when ready
			0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch	Initial Oscillator Source Selection bits
		is enabled,	111 = Internal Fast RC (FRC) Oscillator with Postscaler
		RISP effect	110 = Internal Fast RC (FRC) Oscillator with Divide-by-16
		device Reset;	101 = LPRC Oscillator 100 - Reserved
		otherwise,	011 = Primary (XT, HS, EC) Oscillator with PLL
		Immediate	010 = Primary (XT, HS, EC) Oscillator
			001 = Internal Fast RC (FRC) Oscillator with PLL
FCKSM (1)0	5000	Immodiate	000 = FRC Oscillator
FCK3IVI<1.0>	FUSC	Immediate	Clock Switching Mode bits
			01 = Clock switching is enabled. Fail-Safe Clock Monitor is disabled
			00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral Pin Select Configuration bit
			1 = Allows only one reconfiguration
			0 = Allows multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes)
			1 = OSC2 is the clock output
FCKSM<1:0>	FOSC	Immediate	011 = Primary (X I, HS, EC) Oscillator with PLL 010 = Primary (XT, HS, EC) Oscillator 001 = Internal Fast RC (FRC) Oscillator with PLL 000 = FRC Oscillator Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled Peripheral Pin Select Configuration bit

TABLE 21-2: dsPIC33F CONFIGURATION BITS DESCRIPTION

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽¹⁾	Мах	Units Conditions							
Power-Down Current (IPD) ^(2,4)										
DC60d	125	500	μΑ	-40°C		Base Power-Down Current				
DC60a	135	500	μΑ	+25°C	2 2\/					
DC60b	235	500	μA	+85°C	3.37					
DC60c	565	950	μΑ	+125°C						
DC61d	40	50	μΑ	-40°C						
DC61a	40	50	μA	+25°C	2 21/	Match do a Timor Comparts Aburat(3)				
DC61b	40	50	μΑ	+85°C	3.3V					
DC61c	80	90	μΑ	+125°C						

TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- JTAG disabled
- **3:** The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.



FIGURE 24-15: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

DC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 3.0V to 3.6VOperating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments	
DA10	Rload	Resistive Output Load Impedance	ЗК	_	_	Ω		
DA11	CLOAD	Output Load Capacitance	—	20	35	pF		
DA12	Ιουτ	Output Current Drive Strength	-1740	±1400	+1770	μA	Sink and source	
DA13	VRANGE	Full Output Drive Strength Voltage Range	AVss + 250 mV	—	AVDD – 900 mV	V		
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 μA	AVss + 50 mV	—	AVDD – 500 mV	V		
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	369	626	948	μA	Module will always consume this current even if no load is connected to the output	
DA16	ROUTON	Output Impedance when Module is Enabled	—	1200	—	Ω		

TABLE 24-44: DAC OUTPUT BUFFER DC SPECIFICATIONS

Note 1: Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.

NOTES:

28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6x0.5mm Body [UQFN] Ultra-Thin with 0.40 x 0.60 mm Terminal Width/Length and Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-0209B Sheet 1 of 2