

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16gs402-h-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)









The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts (Part IV)" (DS70300) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of eight nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices implement up to 35 unique interrupts and 4 non-maskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices clear their registers in response to a Reset, which forces the PC to zero. The Digital Signal Controller then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0		
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
	SPI1EIP2	SPI1EIP1	SPI1EIP0		T3IP2	T3IP1	T3IP0		
bit 7		1					bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15	Unimplemen	ted: Read as '	0'						
bit 14-12	U1RXIP<2:0>	: UART1 Rece	eiver Interrupt	Priority bits					
	111 = Interrup	pt is Priority 7 (highest priorit	y interrupt)					
	•								
	•								
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled						
bit 11	Unimplemen	ted: Read as '	0'						
bit 10-8	SPI1IP<2:0>:	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits							
	111 = Interrup	pt is Priority 7 (highest priorit	y interrupt)					
	•								
	• 001 - Internu	ot in Drinrity 1							
	001 = Interruption 000 = Inter	ot source is dis	abled						
bit 7	Unimplemen	ted: Read as '	0'						
bit 6-4	SPI1EIP<2:0	>: SPI1 Error li	nterrupt Priorit	y bits					
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)					
	•								
	•								
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled						
bit 3	Unimplemen	ted: Read as '	0'						
bit 2-0	T3IP<2:0>: Ti	imer3 Interrupt	Priority bits						
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)					
	•								
	•								
	001 – Intorrur	at the Dute site of							
		pt is Priority 1							

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_		—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7	·				•		bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-3	Unimplemen	ted: Read as '	0'				
bit 2-0	INT1IP<2:0>:	External Interr	upt 1 Priority	bits			
	111 = Interrup	ot is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	•						
	001 – Interrur	nt is Priority 1					

REGISTER 7-24: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 7-25: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—		—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	INT2IP2	INT2IP1	INT2IP0		_	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	INT2IP<2:0>:	External Interr	upt 2 Priority	bits			
	111 = Interrupt is Priority 7 (highest priority interrupt)						
	•						
	•						
	•						
	001 = Interrup	ot is Priority 1					
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is dis	abled				

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions
- The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active

The device will wake-up from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER 10-5: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7			•			•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0

OCFAR<5:0>: Assign Output Capture A (OCFA) to the Corresponding RPn Pin bits

111111 = Input tied to Vss 100011 = Input tied to RP35 100010 = Input tied to RP34 100001 = Input tied to RP33 100000 = Input tied to RP32

•

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		_		_	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
bit 15-6	Unimplemen	ted: Read as '	כ'				
bit 5-0	SS1R<5:0>: /	Assign SPI1 SI	ave Select Inp	out (SS1IN) to	the Correspond	ing RPn Pin bit	S
	111111 = Input tied to Vss						
	100011 = Input tied to RP35						
	100010 = Input tied to RP34						
	100001 = Input tied to RP33						
	100000 = Input tied to RP32						
	•						
	•						
	•						

REGISTER 10-8: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

00000 = Input tied to RP0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	SYNCI1R5	SYNCI1R4	SYNCI1R3	SYNCI1R2	SYNCI1R1	SYNCI1R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	FLT8R5	FLT8R4	FLT8R3	FLT8R2	FLT8R1	FLT8R0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	SYNCI1R<5:0	0>: Assign PW a RPn Pin hits	M Master Time	e Base Extern	al Synchronizat	ion Signal to th	e
	1111111 = Inn	out tied to Vss					
	100011 = Inp	out tied to RP35	5				
	100010 = Inp	out tied to RP34	1				
	100001 = Inp 100000 = Inp	but fied to RP33	5				
	•		-				
	•						
	•						
	00000 = Inpu	It tied to RP0					
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	FLT8R<5:0>:	Assign PWM I	ault Input 8 (F	FLT8) to the C	orresponding R	Pn Pin bits	
	111111 = Inp	out tied to Vss					
	100011 = Inp	but fied to RP35	5				
	100010 = Inp 100001 = Inp	out tied to RP32	}				
	100000 = Inp	out tied to RP32	2				
	•						
	•						
	•						
	00000 = Inpu	it tied to RP0					

REGISTER 10-13: RPINR33: PERIPHERAL PIN SELECT INPUT REGISTER 33

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 15-14	Unimplemen	ted: Read as '	o'				

REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

bit 13-8	RP7R<5:0>: Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP6R<5:0>: Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15				÷			bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP9R<5:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP8R<5:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is not implemented in the dsPIC33FJ06GS101 device.

'1' = Bit is set

n = Value at POR

x = Bit is unknown

12.0 TIMER2/3 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer that offers the following major features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- External clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

Figure 12-1 shows a block diagram of the Type B timer.

Timer3 is a Type C timer that offers the following major features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 12-2.

Note: Timer3 is not available on all devices.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)



FIGURE 12-2: TYPE C TIMER BLOCK DIAGRAM (x = 3)



	REGISTER 15-10:	SPHASEX: PWMx SECONDARY PHASE-SHIFT REGISTER ^(1,2)
--	-----------------	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SPHAS	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 SPHASEx<15:0>: Secondary Phase Offset for PWMxL Output Pin bits (used in Independent PWM mode only)

- **Note 1:** If PWMCONx<ITB> = 0, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (IOCONx<PMOD> = 11); PHASEx<15:0> = Phase-shift value for PWMxL only
 - **2:** If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
 - Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10); SPHASEx<15:0> = Not used
 - True Independent Output mode (PMOD<1:0> (IOCONx<11:10>) = 11); PHASEx<15:0> = Independent Time Base period value for PWMxL only

BW/0		DAM 0	11.0		11.0		11.0		
	0-0		0-0	0-0	0-0	0-0	0-0		
SFIEN	—	SFISIDL					hit 9		
DIL 15							DILO		
U-0	R/C-0 U-0 U-0 U-0				U-0	R-0			
_	SPIROV		—		—	SPITBF	SPIRBF		
bit 7 bit 0									
Legend:		C = Clearable	bit						
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set		x = Bit is unkr	<pre>c = Bit is unknown</pre>				
bit 15 bit 14 bit 13 bit 12-7 bit 6	bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 SPIROV: SPIx Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.								
bit 5-2	Unimplemented: Read as '0'								
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit								
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty. Automatically set in hardware when CPU writes the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR. 								
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status	bit					
	 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty. Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads the SPIxBUF location, reading SPIxRXB. 								

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER



NOTES:

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
			Operatin	g tempe	erature	$-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature		
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins – RA0-RA2, RB0-RB2, RB5- RB10, RB15, RC1, RC2, RC9, RC10	_	_	0.4	V	Io∟ ≤ 3.6 mA, VDD = 3.3V See Note 1	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins – RC0, RC3-RC8, RC11-RC13	_	_	0.4	V	IOL ≤ 6 mA, VDD = 3.3V See Note 1	
		Output Low Voltage I/O Pins: 16x Sink Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	_	_	0.4	V	$IOL \le 12 \text{ mA}, \text{ VDD} = 3.3\text{V}$ See Note 1	
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins – RA0-RA2, RB0-RB2, RB5- RB10, RB15, RC1, RC2, RC9, RC10	2.4		_	V	IoL ≥ -4 mA, VDD = 3.3V See Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins – RC0, RC3-RC8, RC11-RC13	2.4	_	_	V	IoL ≥ -8 mA, VDD = 3.3V See Note 1	
		Output High Voltage I/O Pins: 16x Source Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	2.4	_	_	V	IOL ≥ -16 mA, VDD = 3.3V See Note 1	
	Voh1	Output High Voltage I/O Pins:	1.5		_	V	Юн ≥ -3.9 mA, VDD = 3.3V See Note 1	
		4x Source Driver Pins – RA0-RA2, RB0-RB2, RB5- PB10, PB15, PC1, PC2, PC0	2.0	_	_		IOH ≥ -3.7 mA, VDD = 3.3V See Note 1	
		RC10	3.0		_		$IOH \ge -2 \text{ mA}, \text{ VDD} = 3.3 \text{V}$ See Note 1	
		Output High Voltage I/O Pins:	1.5	_	_	V	IOH ≥ -7.5 mA, VDD = 3.3V See Note 1	
DO20A		8x Source Driver Pins – RC0, RC3-RC8, RC11-RC13	2.0	_	_		IOH ≥ -6.8 mA, VDD = 3.3V See Note 1	
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \text{IOH} \geq \textbf{-3} \text{ mA, VDD} = \textbf{3.3V} \\ \text{See Note 1} \end{array}$	
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -15 mA, VDD = 3.3V See Note 1	
		16x Source Driver Pins – RA3, RA4, RB3, RB4, RB11-RB14	2.0			V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \overline{V}$ See Note 1	
			3.0	_	_		IOH ≥ -7 mA, VDD = 3.3V See Note 1	

TABLE 25-5: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	10	25	ns			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	—	—	ns			

TABLE 25-9: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 25-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	10	25	ns			
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35			ns			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns			

Note 1: These parameters are characterized but not tested in manufacturing.









NOTES: