

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPS
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b; D/A 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16gs502-h-sp

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

dsPIC33FJ06GS101/X02 AND dsPIC33FJ16GSX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

TABLE 1: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 CONTROLLER FAMILIES

Device	Pins	Program Flash Memory (Kbytes)		Remappable Pins	Remappable Peripherals							External Interrupts ⁽³⁾	ADC		I/O Pins	Packages			
		RAM (Bytes)	16-Bit Timer		Input Capture	Output Compare	UART	SPI	PWM ⁽²⁾	Analog Comparator	DAC Output	I ² C TM	SARs	Sample-and-Hold (S&H) Circuit					
dsPIC33FJ06GS101	18	6	256	8	2	0	1	1	1	2x2 ⁽¹⁾	0	3	0	1	1	3	6	13	SOIC
dsPIC33FJ06GS102	28	6	256	16	2	0	1	1	1	2x2	0	3	0	1	1	3	6	21	SPDIP, SOIC, QFN-S
dsPIC33FJ06GS202	28	6	1K	16	2	1	1	1	1	2x2	2	3	1	1	1	3	6	21	SPDIP, SOIC, QFN-S
dsPIC33FJ16GS402	28	16	2K	16	3	2	2	1	1	3x2	0	3	0	1	1	4	8	21	SPDIP, SOIC, QFN-S
dsPIC33FJ16GS404	44	16	2K	30	3	2	2	1	1	3x2	0	3	0	1	1	4	8	35	QFN, TQFP, VTLA
dsPIC33FJ16GS502	28	16	2K	16	3	2	2	1	1	4x2 ⁽¹⁾	4	3	1	1	2	6	8	21	SPDIP, SOIC, QFN-S, UQFN
dsPIC33FJ16GS504	44	16	2K	30	3	2	2	1	1	4x2 ⁽¹⁾	4	3	1	1	2	6	12	35	QFN, TQFP, VTLA

Note 1: The PWM4H:PWM4L pins are remappable.

2: The PWM Fault pins and PWM synchronization pins are remappable.

3: Only two out of three interrupts are remappable.

3.6.1 MULTIPLIER

The 17-bit \times 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit \times 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF), including 0.
- For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.9999969482 (0x7FFF) including 0 and has a precision of 3.01518×10^{-5} . In Fractional mode, the 16 \times 16 multiply operation generates a 1.31 product that has a precision of 4.65661×10^{-10} .

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The **MUL** instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtractor with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtractor, Overflow and Saturation

The adder/subtractor is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtractor generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS Register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits, 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS Register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation)
or
ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)
- SB: ACCB saturated (bit 31 overflow and saturation)
or
ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)
- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtractor. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 “Interrupt Controller”**). This allows the user application to take immediate action, for example, to correct system gain.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJ06GS101/102 DEVICES WITH 256 BYTES OF RAM




TABLE 4-25: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS101 DEVICES ONLY

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSLD	SLOWCLK	—	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS2	ADCS1	ADCS0	0003
ADPCFG	0302	—	—	—	—	—	—	—	—	PCFG7	PCFG6	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	—	—	—	—	—	—	—	—	—	—	—	—	P3RDY	—	P1RDY	P0RDY	0000
ADBASE	0308	ADBASIC<15:1>															—	0000
ADCP0	030A	IRQEN1	PEND1	SWTRG1	TRGSRC14	TRGSRC13	TRGSRC12	TRGSRC11	TRGSRC10	IRQENO	PEND0	SWTRG0	TRGSRC04	TRGSRC03	TRGSRC02	TRGSRC01	TRGSRC00	0000
ADCP1	030C	IRQEN3	PEND3	SWTRG3	TRGSRC34	TRGSRC33	TRGSRC32	TRGSRC31	TRGSRC30	—	—	—	—	—	—	—	—	0000
ADCBUF0	0320	ADC Data Buffer 0															xxxxx	
ADCBUF1	0322	ADC Data Buffer 1															xxxxx	
ADCBUF2	0324	ADC Data Buffer 2															xxxxx	
ADCBUF3	0326	ADC Data Buffer 3															xxxxx	
ADCBUF6	032C	ADC Data Buffer 6															xxxxx	
ADCBUF7	032E	ADC Data Buffer 7															xxxxx	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS102 DEVICES ONLY

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSLD	SLOWCLK	—	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS2	ADCS1	ADCS0	0003
ADPCFG	0302	—	—	—	—	—	—	—	—	—	—	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	—	—	—	—	—	—	—	—	—	—	—	—	—	P2RDY	P1RDY	P0RDY	0000
ADBASE	0308	ADBASIC<15:1>															—	0000
ADCP0	030A	IRQEN1	PEND1	SWTRG1	TRGSRC14	TRGSRC13	TRGSRC12	TRGSRC11	TRGSRC10	IRQENO	PEND0	SWTRG0	TRGSRC04	TRGSRC03	TRGSRC02	TRGSRC01	TRGSRC00	0000
ADCP1	030C	—	—	—	—	—	—	—	—	IRQEN2	PEND2	SWTRG2	TRGSRC24	TRGSRC23	TRGSRC22	TRGSRC21	TRGSRC20	0000
ADCBUF0	0320	ADC Data Buffer 0															xxxxx	
ADCBUF1	0322	ADC Data Buffer 1															xxxxx	
ADCBUF2	0324	ADC Data Buffer 2															xxxxx	
ADCBUF3	0326	ADC Data Buffer 3															xxxxx	
ADCBUF4	0328	ADC Data Buffer 4															xxxxx	
ADCBUF5	032A	ADC Data Buffer 5															xxxxx	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

One row of program Flash memory can be programmed at a time. To achieve this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

1. Read eight rows of program memory (512 instructions) and store in data RAM.
2. Update the program data in RAM with the desired new data.
3. Erase the block (see Example 5-1):
 - a) Set the NVMOP<3:0> bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
5. Write the program block to Flash memory:
 - a) Set the NVMOP<3:0> bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to the NVMKEY register.
 - c) Write 0xAA to the NVMKEY register.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
6. Repeat Steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in the TBLPAG register, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for the NVMKEY register must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

```
; Set up NVMCON for block erase operation
    MOV    #0x4042, W0
    MOV    W0, NVMCON
; Initialize NVMCON
; Init pointer to row to be ERASED
    MOV    #tblpage(PROG_ADDR), W0
    MOV    W0, TBLPAG
    MOV    #tbloffset(PROG_ADDR), W0
    TBLWTL W0, [W0]
    DISI   #5
; Initialize PM Page Boundary SFR
; Initialize in-page EA[15:0] pointer
; Set base address of erase block
; Block all interrupts with priority <7
; for next 5 instructions

    MOV    #0x55, W0
    MOV    W0, NVMKEY
; Write the 55 key
    MOV    #0xAA, W1
    MOV    W1, NVMKEY
; Write the AA key
    BSET  NVMCON, #WR
; Start the erase sequence
    NOP
    NOP
; Insert two NOPs after the erase
; command is asserted
```

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

REGISTER 7-10: IFS6: INTERRUPT FLAG STATUS REGISTER 6

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IF	ADCP0IF	—	—	—	—	AC4IF	AC3IF
bit 15	bit 8						

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
AC2IF	—	—	—	—	—	PWM4IF	PWM3IF
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **ADCP1IF:** ADC Pair 1 Conversion Done Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 14 **ADCP0IF:** ADC Pair 0 Conversion Done Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 13-10 **Unimplemented:** Read as '0'
- bit 9 **AC4IF:** Analog Comparator 4 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 8 **AC3IF:** Analog Comparator 3 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 7 **AC2IF:** Analog Comparator 2 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 6-2 **Unimplemented:** Read as '0'
- bit 1 **PWM4IF:** PWM4 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
- bit 0 **PWM3IF:** PWM3 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP15R5	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14

Unimplemented: Read as '0'

bit 13-8

RP15R<5:0>: Peripheral Output Function is Assigned to RP15 Output Pin bits
(see Table 10-2 for peripheral function numbers)

bit 7-6

Unimplemented: Read as '0'

bit 5-0

RP14R<5:0>: Peripheral Output Function is Assigned to RP14 Output Pin bits
(see Table 10-2 for peripheral function numbers)

Note 1: This register is not implemented in the dsPIC33FJ06GS101 device.

REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14

Unimplemented: Read as '0'

bit 13-8

RP17R<5:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits
(see Table 10-2 for peripheral function numbers)

bit 7-6

Unimplemented: Read as '0'

bit 5-0

RP16R<5:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits
(see Table 10-2 for peripheral function numbers)

Note 1: This register is implemented in the dsPIC33FJ16GS404 and dsPIC33FJ16GS504 devices only.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15	bit 8						

U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS	—
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15 **TON:** Timer1 On bit
1 = Starts 16-bit Timer1
0 = Stops 16-bit Timer1
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **TSIDL:** Timer1 Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
- bit 12-7 **Unimplemented:** Read as '0'
- bit 6 **TGATE:** Timer1 Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation is enabled
0 = Gated time accumulation is disabled
- bit 5-4 **TCKPS<1:0>** Timer1 Input Clock Prescale Select bits
11 = 1:256
10 = 1:64
01 = 1:8
00 = 1:1
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **TSYNC:** Timer1 External Clock Input Synchronization Select bit
When TCS = 1:
1 = Synchronizes external clock input
0 = Does not synchronize external clock input
When TCS = 0:
This bit is ignored.
- bit 1 **TCS:** Timer1 Clock Source Select bit
1 = External clock from T1CK pin (on the rising edge)
0 = Internal clock (FCY)
- bit 0 **Unimplemented:** Read as '0'

12.0 TIMER2/3 FEATURES

- Note 1:** This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to “**Timers**” (DS70205) in the “*dsPIC33F/PIC24H Family Reference Manual*”, which is available on the Microchip web site (www.microchip.com).
- 2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer that offers the following major features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- External clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

Figure 12-1 shows a block diagram of the Type B timer.

Timer3 is a Type C timer that offers the following major features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 12-2.

Note: Timer3 is not available on all devices.

FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)





FIGURE 12-2: TYPE C TIMER BLOCK DIAGRAM (x = 3)



dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

13.1 Input Capture Register

REGISTER 13-1: IC_xCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:

R = Readable bit

-n = Value at POR

HC = Hardware Clearable bit

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

- bit 15-14 **Unimplemented:** Read as '0'
- bit 13 **ICSIDL:** Input Capture Module Stop in Idle Control bit
1 = Input capture module halts in CPU Idle mode
0 = Input capture module continues to operate in CPU Idle mode
- bit 12-8 **Unimplemented:** Read as '0'
- bit 7 **ICTMR:** Input Capture Timer Select bits
1 = TMR2 contents are captured on a capture event
0 = TMR3 contents are captured on a capture event
- bit 6-5 **ICI<1:0>:** Select Number of Captures per Interrupt bits
11 = Interrupt on every fourth capture event
10 = Interrupt on every third capture event
01 = Interrupt on every second capture event
00 = Interrupt on every capture event
- bit 4 **ICOV:** Input Capture Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred
0 = No input capture overflow occurred
- bit 3 **ICBNE:** Input Capture Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
0 = Input capture buffer is empty
- bit 2-0 **ICM<2:0>:** Input Capture Mode Select bits
111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode; rising edge detect only, all other control bits are not applicable
110 = Unused (module disabled)
101 = Capture mode, every 16th rising edge
100 = Capture mode, every 4th rising edge
011 = Capture mode, every rising edge
010 = Capture mode, every falling edge
001 = Capture mode, every edge (rising and falling); ICI<1:0> bits do not control interrupt generation for this mode
000 = Input capture module turned off

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

REGISTER 19-7: ADCPC2: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 2⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN5	PEND5	SWTRG5	TRGSRC54	TRGSRC53	TRGSRC52	TRGSRC51	TRGSRC50
bit 15	bit 8						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN4	PEND4	SWTRG4	TRGSRC44	TRGSRC43	TRGSRC42	TRGSRC41	TRGSRC40
bit 7	bit 0						

Legend:

R = Readable bit
-n = Value at POR

W = Writable bit
'1' = Bit is set

U = Unimplemented bit, read as '0'
'0' = Bit is cleared
x = Bit is unknown

- bit 15 **IRQEN5:** Interrupt Request Enable 5 bit
1 = Enables IRQ generation when requested conversion of Channels AN11 and AN10 is completed
0 = IRQ is not generated
- bit 14 **PEND5:** Pending Conversion Status 5 bit
1 = Conversion of Channels AN11 and AN10 is pending; set when selected trigger is asserted
0 = Conversion is complete
- bit 13 **SWTRG5:** Software Trigger 5 bit
1 = Starts conversion of AN11 and AN10 (if selected by the TRGSRCx bits)⁽²⁾
This bit is automatically cleared by hardware when the PEND5 bit is set.
0 = Conversion has not started

Note 1: This register is only implemented in the dsPIC33FJ16GS504 devices.

2: The trigger source must be set as a global software trigger prior to setting this bit to '1'. If other conversions are in progress, then the conversion will be performed when the conversion resources are available.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

TABLE 21-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

Bit Field	Register	RTSP Effect	Description
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN bit in the RCON register will have no effect) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • 0001 = 1:2 0000 = 1:1
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select Enable bits 11 = Communicates on PGEC1 and PGED1 10 = Communicates on PGEC2 and PGED2 01 = Communicates on PGEC3 and PGED3 00 = Reserved, do not use.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

TABLE 24-37: SPI_x SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK _x Input Frequency	—	—	11	MHz	See Note 3
SP72	TscF	SCK _x Input Fall Time	—	—	—	ns	See Parameter DO32 and Note 4
SP73	TscR	SCK _x Input Rise Time	—	—	—	ns	See Parameter DO31 and Note 4
SP30	TdoF	SDO _x Data Output Fall Time	—	—	—	ns	See Parameter DO32 and Note 4
SP31	TdoR	SDO _x Data Output Rise Time	—	—	—	ns	See Parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDO _x Data Output Valid after SCK _x Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO _x Data Output Setup to First SCK _x Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCK _x Edge	30	—	—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCK _x Edge	30	—	—	ns	
SP50	TssL2scH, TssL2scL	SS _x ↓ to SCK _x ↑ or SCK _x Input	120	—	—	ns	
SP51	TssH2doZ	SS _x ↑ to SDO _x Output High-Impedance	10	—	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SS _x after SCK _x Edge	1.5 T _{CY} + 40	—	—	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK_x is 91 ns. Therefore, the SCK_x clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPI_x pins.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

TABLE 24-39: I²Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)			
Param.	Symbol	Characteristic		Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from 10 pF to 400 pF
			400 kHz mode	20 + 0.1 CB	300	ns	
			1 MHz mode ⁽¹⁾	—	100	ns	
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from 10 pF to 400 pF
			400 kHz mode	20 + 0.1 CB	300	ns	
			1 MHz mode ⁽¹⁾	—	300	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μs	
			400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated Start condition
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.25	—	μs	
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock pulse is generated
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.25	—	μs	
IS33	TSU:STO	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.6	—	μs	
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	250	—	ns	
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns	
			400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	μs	
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS50	CB	Bus Capacitive Loading		—	400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I²Cx pins (for 1 MHz mode only).





dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

TABLE 24-40: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions (see Note 2): 3.0V and 3.6V (unless otherwise stated)				
Param No.	Symbol	Characteristic	Min.	Typ.	Max.	Units	Conditions
Device Supply							
AD01	AVDD	Module VDD Supply	—	—	—	—	AVDD is internally connected to VDD; see Parameter DC10 in Table 24-4
AD02	AVSS	Module Vss Supply	—	—	—	—	AVSS is internally connected to Vss
Analog Input							
AD10	VINH-VINL	Full-Scale Input Span	VSS	—	VDD	V	
AD11	VIN	Absolute Input Voltage	AVSS	—	AVDD	V	
AD12	IAD	Operating Current	—	8	—	mA	
AD13	—	Leakage Current	—	±0.6	—	µA	VINL = AVSS = 0V, AVDD = 3.3V, Source Impedance = 100Ω
AD17	RIN	Recommended Impedance Of Analog Voltage Source	—	—	100	Ω	
DC Accuracy @ 1.5 Msps							
AD20A	Nr	Resolution	10 Data Bits				
AD21A	INL	Integral Nonlinearity	-0.5	-0.3/+0.5	+1.2	Lsb	
AD22A	DNL	Differential Nonlinearity	-0.9	±0.6	+0.9	Lsb	
AD23A	GERR	Gain Error	13	15	22	Lsb	
AD24A	EOFF	Offset Error	6	7	8	Lsb	
AD25A	—	Monotonicity ⁽¹⁾	—	—	—	—	Guaranteed
DC Accuracy @ 1.7 Msps							
AD20B	Nr	Resolution	10 Data Bits				
AD21B	INL	Integral Nonlinearity	-0.5	-0.4/+1.1	+1.8	Lsb	
AD22B	DNL	Differential Nonlinearity	-1.0	±1.0	+1.5	Lsb	
AD23B	GERR	Gain Error	13	15	22	Lsb	
AD24B	EOFF	Offset Error	6	7	8	Lsb	
AD25B	—	Monotonicity ⁽¹⁾	—	—	—	—	Guaranteed
DC Accuracy @ 2.0 Msps							
AD20C	Nr	Resolution	10 Data Bits				
AD21C	INL	Integral Nonlinearity	-0.8	-0.5/+1.8	+2.8	Lsb	
AD22C	DNL	Differential Nonlinearity	-1.0	-1.0/+1.8	+2.8	Lsb	
AD23C	GERR	Gain Error	14	16	23	Lsb	
AD24C	EOFF	Offset Error	6	7	8	Lsb	
AD25C	—	Monotonicity ⁽¹⁾	—	—	—	—	Guaranteed
Dynamic Performance							
AD30	THD	Total Harmonic Distortion	—	-73	—	dB	
AD31	SINAD	Signal to Noise and Distortion	—	58	—	dB	
AD32	SFDR	Spurious Free Dynamic Range	—	-73	—	dB	
AD33	FNYQ	Input Signal Bandwidth	—	—	1	MHz	
AD34	ENOB	Effective Number of Bits	—	9.4	—	bits	

Note 1: The Analog-to-Digital conversion result never decreases with an increase in input voltage, and has no missing codes.


2: Module is functional at $V_{BOR} < V_{DD} < V_{DDMIN}$, but with degraded performance. Module functionality is tested but not characterized.

FIGURE 27-7: TYPICAL IPD CURRENT @ VDD = 3.3V**FIGURE 27-8: TYPICAL IDD CURRENT @ VDD = 3.3V****FIGURE 27-9: TYPICAL I_{D0ZE} CURRENT @ VDD = 3.3V****FIGURE 27-10: TYPICAL I_{IDLE} CURRENT @ VDD = 3.3V**

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6 mm Body [UQFN] With 0.60mm Contact Length And Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch		0.65 BSC		
Optional Center Pad Width	W1			4.05
Optional Center Pad Length	T2			4.05
Contact Pad Spacing	C1	5.70		
Contact Pad Spacing	C2	5.70		
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.00
Corner Pad Width (X4)	X2			0.90
Corner Pad Length (X4)	Y2			0.90
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2209B

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 26.0 “50 MIPS Electrical Characteristics”	Added new chapter in support of 50 MIPS devices.
Section 27.0 “DC and AC Device Characteristics Graphs”	Added new chapter.
Section 28.0 “Packaging Information”	Added 44-pin VTLA package marking information and diagrams (see Section 28.1 “Package Marking Information” and Section 28.2 “Package Details” , respectively).
“Product Identification System”	Added the TL package definition.

INDEX

A

AC Characteristics 300, 338, 345
 Internal FRC Accuracy 303
 Internal LPRC Accuracy 303
 Load Conditions 300, 338

ADC

 Control Registers 246
 Functionality 239
Arithmetic Logic Unit (ALU) 38
Assembler
 MPASM Assembler 284
Auxiliary Clock Generation 138

B

Barrel Shifter 42
Bit-Reversed Addressing 76
 Example 77
 Implementation 76
 Sequence Table (16-Entry) 77
Block Diagrams
 16-Bit Timer1 Module 183
 Connections for On-Chip Voltage Regulator 270
 DSP Engine 39
 dsPIC33F06GS101 Devices with 1 SAR 240
 dsPIC33F06GS102 Devices with 1 SAR 241
 dsPIC33F06GS202 Devices with 1 SAR 242
 dsPIC33F16GS402/404 Devices with 1 SAR 243
 dsPIC33F16GS502 Devices with 2 SARs 244
 dsPIC33F16GS504 Devices with 2 SARs 245
 dsPIC33FJ06GS101/X02 and
 dsPIC33FJ16GSX02/X04 18
 dsPIC33FJ06GS101/X02 and
 dsPIC33FJ16GSX02/X04 CPU Core 32
High-Speed Analog Comparator 263
I²CX Module 226
Input Capture x 191
Multiplexing of Remappable Output for RPN 159
Oscillator System 135
Output Compare x Module 193
Partitioned Output Pair, Complementary
 PWM Mode 200
PLL 137
Remappable MUX Input for U1RX 157
Reset System 89
Shared Port Structure 155
Simplified Conceptual High-Speed PWM 199
SPIx Module 219
Timer2/3 (32-Bit) 187
Type B Timer 185
Type C Timer 185
UART1 233
Watchdog Timer (WDT) 271
Brown-out Reset (BOR) 94, 267, 270

C

C Compilers
 MPLAB XC Compilers 284
Clock Switching 146
 Enabling 146
 Sequence 146

Code Examples

 Erasing a Program Memory Page 87
 Initiating a Programming Sequence 88
 Loading Write Buffers 88
 Port Write/Read 156
 PWRSAV Instruction Syntax 147
Code Protection 267, 273
CodeGuard Security 267
Configuration Bits 267
 Description 268
Configuration Register Map 267
Configuring Analog Port Pins 156
CPU
 Control Registers 34
CPU Clocking System 136
 PLL Configuration 137
 Selection 136
 Sources 136
Customer Change Notification Service 392
Customer Notification Service 392
Customer Support 392

D

DAC 264
 Output Range 264
Data Accumulators and Adder/Subtractor 40
 Data Space Write Saturation 42
 Overflow and Saturation 40
 Round Logic 41
 Write Back 41
Data Address Space 45
 Alignment 45
 Memory Map for dsPIC33FJ06GS101/102 Devices
 with 256 Bytes of RAM 46
 Memory Map for dsPIC33FJ06GS202 Device
 with 1-Kbyte RAM 47
 Memory Map for dsPIC33FJ16GS402/404/502/504
 Devices with 2-Kbyte RAM 48
 Near Data Space 45
 Software Stack 73
 Width 45
Data Addressing
 Overview 31
DC and AC Characteristics
 Graphs and Tables 347
DC Characteristics 288, 342
 Doze Current (IDOZE) 294, 344
 High Temperature 334
 I/O Pin Input Specifications 295
 I/O Pin Output Specifications 297, 336
 Idle Current (IDLE) 292, 343
 Operating Current (IDD) 290, 342
 Operating MIPS vs. Voltage 288, 334, 342
 Power-Down Current (IPD) 293, 335
 Program Memory 299, 337
 Temperature and Voltage 334
 Temperature and Voltage Specifications 289
 Thermal Operating Conditions 334

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

Demo/Development Boards, Evaluation and Starter Kits	286
Development Support	283
Third-Party Tools	286
Doze Mode	148
DSP Engine	38
Multiplier.....	40
E	
Electrical Characteristics	287
50 MIPS	341
AC	338
AC Characteristics and Timing Parameters.....	300, 345
BOR	298
Equations	
Device Operating Frequency	136
FOSC Calculation	137
Maximum Row Write Time	84
Minimum Row Write Time	84
Programming Time	84
XT with PLL Mode Example	137
Errata	14
External Reset (EXTR).....	95
F	
Fail-Safe Clock Monitor (FSCM)	146
Flash Program Memory.....	83
Control Registers	84
Operations	84
Programming Algorithm	87
RTSP Operation.....	84
Table Instructions.....	83
Flexible Configuration	267
G	
Guidelines for Getting Started with 16-Bit DSCs.....	21
H	
High-Speed 10-Bit Analog-to-Digital Converter (ADC)	239
High-Speed Analog Comparator	263
Digital Logic	264
Input Range	264
Interaction with I/O Buffers.....	264
High-Speed PWM	197
Control Registers	200
High-Temperature Electrical Characteristics	333
I	
I/O Ports	155
Parallel I/O (PIO).....	155
Write/Read Timing	156
I ² C	
Control Registers	227
Operating Modes	225
In-Circuit Debugger	272
In-Circuit Emulation	267
In-Circuit Serial Programming (ICSP)	267, 272
Input Capture	191
Control Register	192
Input Change Notification.....	156
Instruction Addressing Modes	73
File Register Instructions	73
Fundamental Modes Supported	74
MAC Instructions	74
MCU Instructions	73
Move and Accumulator Instructions.....	74
Other Instructions	74
Instruction Set	
Overview.....	278
Summary	275
Instruction-Based Power-Saving Modes.....	147
Idle	148
Sleep	147
Interfacing Program and Data Memory Spaces	78
Internal RC Oscillator	
Use with WDT	271
Internet Address	392
Interrupts	
Alternate Interrupt Vector Table (AIVT)	97
Control and Status Registers.....	100
IECx	100
IFSx	100
INTCON1	100
INTCON2	100
INTTREG	100
IPCx	100
Interrupt Vector Table (IVT)	97
Reset Sequence	97
Setup Procedures	134
Initialization	134
Interrupt Disable	134
Interrupt Service Routine	134
Trap Service Routine	134
Interrupts Coincident with Power Save Instructions	148
J	
JTAG Boundary Scan Interface	267
JTAG Interface	272
M	
Memory Organization	43
Microchip Internet Web Site	392
Modulo Addressing	75
Applicability.....	76
Operation Example	75
Start and End Address	75
W Address Register Selection	75
MPLAB Assembler, Linker, Librarian	284
MPLAB ICD 3 In-Circuit Debugger	285
MPLAB PM3 Device Programmer	285
MPLAB REAL ICE In-Circuit Emulator System	285
MPLAB X Integrated Development	
Environment Software	283
MPLAB X SIM Software Simulator	285
MPLIB Object Librarian.....	284
MPLINK Object Linker	284
O	
Open-Drain Configuration	156
Oscillator Configuration	135
Control Registers	139
Output Compare	193
Modes	194
Operation Diagram	194