



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21282snsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/28 Group and Table 1.2 outlines the Functions and Specifications for R8C/29 Group.

Table 1.1 Functions and Specifications for R8C/28 Group

	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	_	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/28 Group
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	1 channel (UARTO): Clock synchronous serial I/O, UART
	Senai interfaces	1 channel (UART1): UART
	Clock synchronous serial	1 channel
	interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
	Interface	Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
	Wateridog timer	Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version)
	menupis	External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
	Crock gonoralion en calle	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation stop detection	XIN clock oscillation stop detection function
	function	
	Voltage detection circuit	On-chip On-chip
	Power-on reset circuit	On-chip On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7  to  5.5  V  (f(XIN) = 10  MHz)
	_	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10 \text{ MHz}$ )
		Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
Eloob Morrari	Drogramming and areas	Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	100 times
Operating Ambie		-20 to 85°C (N version)
Operating Amble	in remperature	·
Dackage		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup> 20-pin molded-plastic LSSOP
Package		Zu-piii moided-piastic LSSOF

- 1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



Table 1.2 Functions and Specifications for R8C/29 Group

ODLI	Item	Specification Specification
CPU	Number of fundamental	89 instructions
	instructions	50 ((0(h)) co hill 1/00 co c 5 5 10 ( d) di
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
D : 1	Memory capacity	Refer to Table 1.4 Product Information for R8C/29 Group
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits x 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
	Opriol intentant	(For J, K version, compare match function only.)
	Serial interfaces	1 channel (UART0): Clock synchronous serial I/O, UART
	Ola ali averali na nava a sei al	1 channel (UART1): UART
	Clock synchronous serial	1 - 01.01.11.01
	interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
		Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version)
		External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
		XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation stop detection	XIN clock oscillation stop detection function
	function	On altin
	Voltage detection circuit	On-chip
EL (	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
	Our and a second	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20 \text{ MHz}$ )
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure	VCC = 2.7 to 5.5 V
	voltage	100000 (1.4 (1.4)
	Programming and erasure	10,000 times (data flash)
	endurance	1,000 times (program ROM)
Operating Ambie	nt Temperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
		20-pin molded-plastic LSSOP

- 1.  $I^2C$  bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

# 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

# 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



Table 4.2 SFR Information (2)<sup>(1)</sup>

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	• N, D version 00h <sup>(3)</sup>
	Voltago Botodion Rogisto E		00100000b <sup>(4)</sup>
			• J, K version 00h <sup>(7)</sup>
			01000000b <sup>(8)</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	N, D version 00001000b
			• J, K version 0000X000b <sup>(7)</sup>
			0100X001b <sup>(8)</sup>
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0037H		VW0C	
003811	Voltage Monitor 0 Circuit Control Register <sup>(6)</sup>	VVVOC	0000X000b <sup>(3)</sup>
			0100X001b <sup>(4)</sup>
0039h			
•			
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h	Timer No Interrupt Control Negister	TROIC	XXXXX000B
0048h			
0049H	Times DE Interrupt Control Degister	TREIC	VVVVV000h
	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register <sup>(9)</sup>	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h		11000	
0057H	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
0059H	INT3 Interrupt Control Register	INTIC	XX00X000b
	IIV 3 III.e.i upi Control Register	INTOIC	^^000\0000
005Bh			
005Ch	INITO LA	11.72.0	VVQQVQQQI
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
006Fh			
0070h			
		•	
007Fh			
	•		•

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.
- 3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
- 4. Power-on reset, voltage monitor 0 reset, or the LVD00N bit in the OFS register is set to 0 and hardware reset.
- 5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3. (J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.
- 6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) These regions are reserved. Do not access locations in these regions.
- 7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.
- 8. Power-on reset, voltage monitor 1 reset, or the LVD10N bit in the OFS register is set to 0 and hardware reset.
- 9. Selected by the IICSEL bit in the PMR register.



SFR Information (6)<sup>(1)</sup> Table 4.6

Address	Register	Symbol	After reset
0140h	rogiotor	Cymbol	7110110001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h 0159h			
0159fi 015Ah			
015An			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h 0175h			
0175h 0176h			
0176H 0177h			
017711 0178h			
0176H			
017911 017Ah			
017An			
017Ch			
017Ch			
017Eh			
017En			
NOTE:	1		l

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Stand	dard	Unit
Symbol	Faranietei	Conditions	Min.	Тур.	97 + CPU clock × 6 cycles  - 3 + CPU clock × 4 cycles 5.5 5.5 85	Offic
_	Program/erase endurance <sup>(2)</sup>		10,000(3)	_	_	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-		μS
_	Interval from erase start/restart until following suspend request		650	=	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-		μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
_	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 **Voltage Detection 0 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Standard	Max. 2.4	Unit	
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic	
Vdet0	Voltage detection level		2.2	2.3	2.4	V	
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	-	μΑ	
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	=	300	μS	
Vccmin	MCU operating voltage minimum value		2.2	=	-	V	

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 **Voltage Detection 1 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		71	Unit	
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level <sup>(4)</sup>		2.70	2.85	3.00	V
_	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	-	100	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 **Voltage Detection 2 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition	Standard		Max. 3.9 - - 100	Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	=	100	μ\$

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \ \ \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V_{\text{det2}}$.}$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



**Table 5.13** Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cumbal	Doromoto		Conditions		Standard		
Symbol	Paramete	er Er	Conditions	Min.	Тур.	Max.	1
tsucyc	SSCK clock cycle tim	е		4	-	_	tcyc(2)
tHI	SSCK clock "H" width	1		0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		-	-	1	tcyc(2)
	time	Slave		-	-	1	μS
tFALL	SSCK clock falling	Master		=	-	1	tcyc(2)
	time	Slave		-	_	1	μS
tsu	SSO, SSI data input	setup time		100	-	_	ns
tH	sso, ssl data input setup time sso, ssl data input hold time scs setup time scs setup time			1	-	=	tcyc(2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data outpu	t delay time		-	-	1	tcyc(2)
tsa	SSI slave access time	e	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
				-	_	1.5tcyc + 200	ns
tor	SSI slave out open til	me	2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

<sup>1.</sup> Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tcyc = 1/f1(s)




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

<b>Table 5.14</b>	Timing Requirements of I <sup>2</sup> C bus Interface <sup>(1)</sup>
I GOIO OII I	rinning requirements of r o bus interruce.

Symbol	Parameter	Condition	Sta	andard	Max.  300 1tcyc(2)	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns
tsclh	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	=	-	ns
<b>t</b> sf	SCL, SDA input fall time		-	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns
tstop	Stop condition input setup time		3tcyc(2)	=	-	ns
tsdas	Data input setup time		1tcyc + 20 <sup>(2)</sup>	-	-	ns
tsdah	Data input hold time		0	_	-	ns

- 1. Vcc = 2.2 to 5.5 V, Vss = 0 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface

# **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.24 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
tWL(XIN)	XIN input "L" width	40	-	ns	
tc(XCIN)	XCIN input cycle time	14	=	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
tWL(XCIN)	XCIN input "L" width	7	=	μS	




Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.25 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
twh(traio)	TRAIO input "H" width	120	=	ns	
twl(traio)	TRAIO input "L" width	120	=	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

# **Timing requirements**

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.30 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol Farameter		Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	200	-	ns	
twh(xin)	XIN input "H" width	90	-	ns	
tWL(XIN)	XIN input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	Ī	μS	
twh(xcin)	XCIN input "H" width	7	Ī	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.31 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	=	ns	
twh(traio)	TRAIO input "H" width	200	=	ns	
twl(traio)	TRAIO input "L" width	200	=	ns	




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.37 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Doromotor	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance <sup>(2)</sup>	R8C/28 Group	100(3)	=	=	times
		R8C/29 Group	1,000(3)	_	-	times
-	Byte program time		ı	50	400	μS
=	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	97 + CPU clock × 6 cycles	μS
=	Interval from erase start/restart until following suspend request		650	=	_	μS
=	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	-	5.5	V
_	Program, erase temperature		0	-	60	°C
=	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level <sup>(2, 4)</sup>		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time <sup>(5)</sup>		_	40	200	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	0.6	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Hold Vdet2 > Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V<sub>det1</sub> when V<sub>CC</sub> falls. When using the digital filter, its sampling time is added to t<sub>d</sub>(V<sub>det1</sub>-A). When using the voltage monitor 1 reset, maintain this time until V<sub>CC</sub> = 2.0 V after the voltage passes V<sub>det1</sub> when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level <sup>(2)</sup>		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time <sup>(3., 5)</sup>		=	40	200	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		I	=	100	μS


- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Hold Vdet2 > Vdet1
- 3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.
- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Table 5.41	Power-on Reset Circuit.	<b>Voltage Monitor 1 Reset Electrical Characteristics</b> (3)
	i dirai dii itaaat dii dait,	Tollage melliter i recoot Electrical characteriotics

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	_	Vdet1	V
trth	External power Vcc rise gradient	Vcc ≤ 3.6 V	20(2)	-	_	mV/msec
		Vcc > 3.6 V	20(2)	=	2,000	mV/msec

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if  $V_{por2} \ge 1.0 \text{ V}$ .
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 125°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>



- 1. When using the voltage monitor 1 digital filter, ensure VCC is 2.0 V or higher during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. V<sub>det1</sub> indicates the voltage detection level of the voltage detection 1 circuit. Refer to **6. Voltage Detection** Circuit of Hardware Manual for details.

Figure 5.22 Reset Circuit Electrical Characteristics

Table 5.48 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition			Standar	d	1.1-29
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
(V Si ou		High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	=	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	-	4.0	-	μА

Table 5.	.51	Serial	Interface

Symbol	Parameter		Standard		
	Falanielei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	=	ns	
tw(ckh)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	=	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
	Falameter		Max.	
tw(INH)	INTi input "H" width	250 <sup>(1)</sup>	-	ns
tw(INL)	INTi input "L" width	250(2)	=	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.30 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

# REVISION HISTORY

# R8C/28 Group, R8C/29 Group Datasheet

	Б. /		Description
Rev.	Date	Page	Summary
0.10	Nov 14, 2005	_	First Edition issued
0.30	Feb 28, 2006	all pages	"J, K version" added
		1	1.1 Applications revised
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		4	Figure 1.1 Block Diagram; NOTE3 added
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added
		8	Table 1.5 Pin Functions revised
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" $\to$ "XOUT/XCOUT", "XIN" $\to$ "XIN/XCIN" revised and NOTE2 added
		13	Figure 3.1 Memory Map of R8C/28 Group; "R5F21284JSP, R5F21284KSP" added
		14	Figure 3.2 Memory Map of R8C/29 Group; "R5F21294JSP, R5F21294KSP" added
		15	Table 4.1 SFR Information (1); NOTE6 added
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" symbol name revised
		22 to 66	5. Electrical Characteristics added
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		15	Table 4.1 SFR Information (1); - 0032h, 0036h, 0038h revised
			- NOTES 2 to 6 revised and NOTES 7 to 8 added
		19	Table 4.5 SFR Information (5); NOTE2 added
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised
		46	Table 5.35; System clock Conditions: revised
1.00	Nov 08, 2006	All pages	"PRELIMINARY" deleted
		1	1 "J and K versions are under developmentnotice." added
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised

D	Dota	Description		
Rev.	Date	Page	Summary	
1.00	Nov 08, 2006	15	Table 4.1;  • "0000h to 003Fh" → "0000h to 002Fh" revised  • 000Fh: "000XXXXXb" → "00X11111b" revised  • 001Ch: "00h" → "00h, 10000000b" revised  • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added  • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added  • NOTE2 revised, NOTE3 added	
		16	Table 4.2; "0040h to 007Fh" → "0030h to 007Fh" revised	
		18	Table 4.4; 00E1h, 00E5h, 00E8h "XXh" → "00h" revised	
		22	Table 5.2 revised	
		23	Figure 5.1 figure title revised	
		24	Table 5.4 revised	
		25	Table 5.5 revised	
		26	Figure 5.2 figure title revised and Table 5.7 NOTE4 added	
		27	Table 5.9 revised, Figure 5.3 revised	
		28	Table 5.10, Table 5.11revised	
		34	Table 5.15 revised	
		35	Table 5.16 revised	
		36	Table 5.17 revised	
		39	Table 5.22 revised	
		40	Table 5.23 revised	
		44	Table 5.29 revised	
		47	5.2 "J and K versions are under developmentnotice." added Table 5.34, Table 5.35 revised	
		48	Table 5.36 revised, Figure 5.20 figure title revised	
		51	Figure 5.21 figure title revised	
		52	Table 5.41, Figure 5.22 revised	
		53	Table 5.42, Table 5.43 revised	
		59	Table 5.47 revised	
		60	Table 5.48 revised	
		63	Table 5.53 revised	
		64	Table 5.54 revised	
		67	Package Dimensions; "Diagrams showing the latestwebsite." added	
1.10	May 17, 2007	2	Table 1.1 revised	
		3	Table 1.2 revised	
		5	Table 1.3 and Figure 1.2 revised	
		6	Table 1.4 and Figure 1.3 revised	
		7	Figure 1.4 NOTE4 added	