



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21284snsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

R8C/28 Group, R8C/29 Group SINGLE-CHIP 16-BIT CMOS MCU

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 20-pin molded-plastic LSSOP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/29 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/28 Group and R8C/29 Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.



	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.4 Product Information for R8C/29 Group
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	1 channel (UART0): Clock synchronous serial I/O, UART
		1 channel (UART1): UART
	Clock synchronous serial	1 channel
	interface	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
		Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version
		External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
		 XIN clock generation circuit (with on-chip feedback resistor)
		 On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		 XCIN clock generation circuit (32 kHz) (N, D version)
		 Real-time clock (timer RE) (N, D version)
	Oscillation stop detection	XIN clock oscillation stop detection function
	function	
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
		Typ. 2.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure	VCC = 2.7 to 5.5 V
	voltage	
	Programming and erasure	10,000 times (data flash)
-	endurance	1,000 times (program ROM)
Operating Ambie	ent Temperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		20-pin molded-plastic LSSOP

Table 1.2 Functions and Specifications for R8C/29 Group

NOTES:


1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

RENESAS

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).





				I/O F	Pin Functions for of	Peripheral Modu	les	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I ² C bus Interface	A/D Converter
1		P3_5		TRCIOD		SSCK	SCL	
2		P3_7		TRAO	RXD1/(TXD1) ⁽¹⁾	SSO		
3	RESET							
4	XOUT/ XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN ⁽²⁾	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ⁽¹⁾			
10		P1_7	INT1	TRAIO				
11		P1_6			CLK0	(SSI) ⁽¹⁾		
12		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
13		P1_4			TXD0			
14		P1_3	KI3	TRBO				AN11
15		P1_2	KI2	TRCIOB				AN10
16	VRFF	P4_2						
17		P1_1	KI1	TRCIOA/ TRCTRG				AN9
18		P1_0	KI0					AN8
19		P3_3	INT3	TRCCLK		SSI		
20		P3_4		TRCIOC		SCS	SDA	

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.



3.2 R8C/29 Group

Figure 3.2 is a Memory Map of R8C/29 Group. The R8C/29 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C0h	A/D Register	AD	XXh
			~~!!
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D3h	A/D Control Register 2	ADCON2	00h
00D4n 00D5h			5011
	A/D Control Degister 0		00h
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	00h
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
		P4	00h
00E8h	Port P4 Register	P4	000
00E9h		DD (
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTE	00h
	Key Input Enable Register	KIEN	00h
00FBh			
00FCh	Pull-Up Control Register 0	PUR0	00h
00FCh 00FDh	Pull-Up Control Register 1	PUR1	00h
00FCh			

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

Address	Deviator	Cumhal	
Address 0100h	Register	Symbol TRACR	After reset
0100h	Timer RA Control Register Timer RA I/O Control Register	TRAIOC	00h 00h
			00h
0102h	Timer RA Mode Register	TRAMR TRAPRE	FFh
0103h	Timer RA Prescaler Register		FFh
0104h	Timer RA Register	TRA	FFN
0105h	LIN Control Devictor		0.01
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			-
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register ⁽²⁾	TREHR	00h
011Bh	Timer RE Day of Week Data Register ⁽²⁾	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	1		FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh	1		FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh	1		FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	1		-
0134h		1	
0135h			1
0136h		1	
0137h			1
0138h			+
0139h			+
013Ah			
013Bh			+
013Dh			+
013Dh			+
013Dh			
013En 013Fh			
		1	1

SFR Information (5)⁽¹⁾ Table 4.5

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

RENESAS

Offsin Other Other Other 0181h Image: Control of the second seco	Address	Register	Symbol	After reset
0181h				
0182h				
0183h	0182h			
0184h				
0186h	0184h			
0198h	0185h			
0187h	0186h			
0188h				
0188h	0188h			
018Ah	0189h			
0188h	018Ah			
0180h	018Bh			
018bh	018Ch			
018Eh				
018h	018Eh			
0190h	018Fh			
0191h	0190h			
0192h	0191h			
0193h	0192h			
0194h Image: Constraint of the second seco				
0195h				
0196h	0195h			
0197h	0196h			
0198h	0197h			
0199h	0198h			
019Ah	0199h			
019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A3h 01A3h 01A6h 01A8h 014Ch <td< td=""><td>0194h</td><td></td><td></td><td></td></td<>	0194h			
019Ch 019Dh 019Fh 01A0h 01A0h 01A0h 01A1h 01A2h 01A3h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h				
019Dh	019Ch			
019Fh	019Dh			
019Fh	019Eh			
01A0h				
01A1h				
01A2h 01A3h 01A3h 01A3h 01A5h 01A5h 01A6h 01A7h 01A8h 01ACh 01AFh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 1 <	01A1h			
01A3h - - 01A4h - - 01A5h - - 01A6h - - 01A7h - - 01A7h - - 01A8h - - 01A8h - - 01A9h - - 01A9h - - 01A8h - - 01B4h - - 01B5h Flash Memory Control Register 4 FMR4 01000000b 01B6h -	01A2h			
01A4h	01A2h			
01A5h	01A31			
01A6h				
01A7h				
01A8h				
01A9h Image: Constraint of the second s	01470			
01Ah Image: Control Register 1 Image: Control Register 0 Image: Control Register 0 01B8h Image: Control Register 0 FMR0 0000001b 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh	01A80			
01ABh	01A90			
01ACh	01AAh 01ABh			
01ADh Instant Instant 01AEh Instant Instant 01AFh Instant Instant 01B0h Instant Instant 01B0h Instant Instant 01B1h Instant Instant 01B2h Instant Instant 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h Instant Instant Instant 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instant Instant Instant 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h Instant Instant Instant 01B8h I				
01AEh	UIACh			
01AFh				
01B0h Instrument Instrument 01B1h Instrument Instrument 01B2h Instrument Instrument 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instrument FMR0 00000001b 01B8h Instrument Instrument Instrument 01BBh Instrument Instrument Instrument 01BDh Instrument Instrument Instrument 01BDh Instrument Instrum	UTAEN			
01B1h	UTAFh			
01B2h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h FMR0 00000001b 01B8h FMR0 00000001b 01B9h FMR0 FMR0 01B8h FMR0				
01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h				
01B4h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h			51454	04000000
01B5h Flash Memory Control Register 1 FMR1 100000Xb 01B6h		Fiash Memory Control Register 4	FIMR4	d000000
01B6h Flash Memory Control Register 0 FMR0 0000001b 01B7h Flash Memory Control Register 0 FMR0 0000001b 01B8h 01B9h 01B8h 01B8h 01BBh 01BBch 01BDh 01BBh	01B4h	Flash Manager Organized Dawiston 4	EMD4	40000001/6
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h	01B5h	Flash Memory Control Register 1	FMR1	1000000XD
01B8h	01B6h		EMD.	000000041
01B9h	01B7h	Flash Memory Control Register 0	FMR0	0000001b
01BAh	01B8h			
01BBh	01B9h			
01BCh 01BDh 01BEh 01BEh	01BAh			
01BDh 01BEh 01	01BBh			
01BEh	01BCh			
01BEh 01BFh 01BFh	01BDh			
01BFh	01BEh			
	01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Currench and	Dava verter		Conditions		Linit		
Symbol	1	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-40	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	-	40	mA
OL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mA
	"L" current	P1_0 to P1_7		-	-	20	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
			$2.7~V \leq Vcc < 3.0~V$	0	_	10	MHz
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	5	MHz
f(XCIN)	XCIN clock input of	scillation frequency	$2.2 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	70	kHz
-	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
		XIN clock selected	$2.7~V \leq Vcc < 3.0~V$	0	_	10	MHz
			$2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	_	kHz
			$\label{eq:result} \begin{array}{l} FRA01 = 1 \\ High\text{-speed on-chip} \\ oscillator clock selected \\ 3.0 V \leq Vcc \leq 5.5 \ V \end{array}$	_	-	20	MHz
			$\label{eq:FRA01} \begin{array}{l} \mbox{FRA01} = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.7 V} \le Vcc \le 5.5 \ V \end{array}$	-	-	10	MHz
			$\label{eq:FRA01 = 1} FRA01 = 1 \\ \mbox{High-speed on-chip} \\ \mbox{oscillator clock selected} \\ \mbox{2.2 V} \le Vcc \le 5.5 V \\ \mbox{V}$	-	_	5	MHz

NOTES:

1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

Cumbal	Min.Typ.Max.Program/erase endurance(2)R8C/28 Group $100^{(3)}$ tiByte program time-50400-tiBlock erase time-0.49tiIs)Time delay from suspend request until suspend97 + CPU clock × 6 cycles× 6 cycles	Conditions		Linit		
Symbol		Unit				
-	Program/erase endurance ⁽²⁾	R8C/28 Group	100 ⁽³⁾	-	-	times
		R8C/29 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)			-	-		μS
-			650	-	-	μS
-			0	-	-	ns
-			-	-		μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	_	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Sumbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.		Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μs
_	Byte program time (program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	9	S
-	Block erase time (program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-		μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-		μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	_	year

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Parameter		Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		- – 100		μS	

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition Standard		Unit		
Palameter		Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.16Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Falameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA

RENESAS

Table 5.20	Serial Interface

Symbol	Parameter		Standard		
Symbol	Falanelei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	-	ns	
tw(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time		50	ns	
th(C-Q)	TXDi hold time		-	ns	
tsu(D-C)	RXDi input setup time		-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
Symbol	Faldilleter		Max.	Unit
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	250(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Symbol	Parameter	neter Condition Standard			Unit	
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20 ⁽²⁾	-	2,000	mV/msec

Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics ⁽³⁾
--

NOTES:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{por2} \ge 1.0 V$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 5.22 Reset Circuit Electrical Characteristics

Cumhal	Parameter		Conditions		Standard			
Symbol			Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle tim	e		4	_	-	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	I	0.6	tsucyc	
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾	
	time	Slave		-	-	1	μs	
t FALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾	
		Slave		-	I	1	μs	
ts∪	SSO, SSI data input s	setup time		100	-	-	ns	
tн	SSO, SSI data input I	nold time		1	-	-	tCYC ⁽²⁾	
t LEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns	
top	SSO, SSI data output	delay time		-	-	1	tCYC ⁽²⁾	
tsa	SSI slave access time			-	-	1.5tcyc + 100	ns	
tor	SSI slave out open tir	ne		-	_	1.5tcyc + 100	ns	

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 2. $1t_{CYC} = 1/f1(s)$




Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

RENESAS


Table 5.46 Timing Requirements of I ² C bus Inte	erface ⁽¹⁾
---	-----------------------

Symbol	Parameter	Condition	St	Unit		
Symbol Palameter		Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾ – –		-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns
tsf	SCL, SDA input fall time		-	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
t BUF	SDA input bus-free time		5tCYC ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tCYC ⁽²⁾	_	-	ns
tSDAS	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.


2. 1tcyc = 1/f1(s)





Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/28 Group, R8C/29 Group Datasheet

Day	Data		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	15	 Table 4.1; "0000h to 003Fh" → "0000h to 002Fh" revised 000Fh: "000XXXXXb" → "00X11111b" revised 001Ch: "00h" → "00h, 1000000b" revised 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added NOTE2 revised, NOTE3 added
		16	Table 4.2; "0040h to 007Fh" \rightarrow "0030h to 007Fh" revised
		18	Table 4.4; 00E1h, 00E5h, 00E8h "XXh" \rightarrow "00h" revised
		22	Table 5.2 revised
		23	Figure 5.1 figure title revised
		24	Table 5.4 revised
		25	Table 5.5 revised
		26	Figure 5.2 figure title revised and Table 5.7 NOTE4 added
		27	Table 5.9 revised, Figure 5.3 revised
		28	Table 5.10, Table 5.11revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	5.2 "J and K versions are under developmentnotice." added Table 5.34, Table 5.35 revised
		48	Table 5.36 revised, Figure 5.20 figure title revised
		51	Figure 5.21 figure title revised
		52	Table 5.41, Figure 5.22 revised
		53	Table 5.42, Table 5.43 revised
		59	Table 5.47 revised
		60	Table 5.48 revised
		63	Table 5.53 revised
		64	Table 5.54 revised
		67	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	May 17, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 and Figure 1.2 revised
		6	Table 1.4 and Figure 1.3 revised
		7	Figure 1.4 NOTE4 added