

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

2 0 0 0 0 0	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21292sdsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# RENESAS

R8C/28 Group, R8C/29 Group SINGLE-CHIP 16-BIT CMOS MCU

# 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 20-pin molded-plastic LSSOP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/29 Group has on-chip data flash (1 KB  $\times$  2 blocks).

The difference between the R8C/28 Group and R8C/29 Group is only the presence or absence of data flash. Their peripheral functions are the same.

# 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.



# **1.2 Performance Overview**

Table 1.1 outlines the Functions and Specifications for R8C/28 Group and Table 1.2 outlines the Functions and Specifications for R8C/29 Group.

	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = $3.0$ to $5.5$ V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/28 Group
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	1 channel (UART0): Clock synchronous serial I/O, UART
		1 channel (UART1): UART
	Clock synchronous serial	1 channel
	interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
-	Watchdog timer	15 bits × 1 channel (with prescaler)
		Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version)
		External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
		XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation stop detection	XIN clock oscillation stop detection function
	function	
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = $3.0$ to $5.5$ V (f(XIN) = $20$ MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7  to  5.5  V (f(XIN) = 10  MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = $5.0 \text{ V}$ , f(XIN) = $20 \text{ MHz}$ )
	(N, D version)	Typ. 6 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $10 \text{ MHz}$ )
		Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure	VCC = 2.7 to 5.5 V
	voltage	
	Programming and erasure	100 times
<u> </u>	endurance	
Operating Ambie	ent lemperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>
Package		20-pin molded-plastic LSSOP

Table 1.1	Functions and Specifications for R8C/28 Group

NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.



	Item	Specification			
CPU	Number of fundamental	89 instructions			
	instructions				
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = $3.0$ to $5.5$ V) (other than K version)			
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)			
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)			
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)			
	Operating mode	Single-chip			
	Address space	1 Mbyte			
	Memory capacity	Refer to Table 1.4 Product Information for R8C/29 Group			
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins			
Functions	LED drive ports	I/O ports: 8 pins (N, D version)			
	Timers	Timer RA: 8 bits × 1 channel			
		Timer RB: 8 bits × 1 channel			
		(Each timer equipped with 8-bit prescaler)			
		Timer RC: 16 bits × 1 channel			
		(Input capture and output compare circuits)			
		Timer RE: With real-time clock and compare match function			
		(For J, K version, compare match function only.)			
	Serial interfaces	1 channel (UART0): Clock synchronous serial I/O, UART			
		1 channel (UART1): UART			
	Clock synchronous serial	1 channel			
	interface	I <sup>2</sup> C bus Interface <sup>(1)</sup>			
		Clock synchronous serial I/O with chip select			
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)			
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels			
	Watchdog timer	15 bits × 1 channel (with prescaler)			
		Reset start selectable			
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version			
		External: 4 sources, Software: 4 sources, Priority levels: 7 levels			
	Clock generation circuits	3 circuits			
		<ul> <li>XIN clock generation circuit (with on-chip feedback resistor)</li> </ul>			
		<ul> <li>On-chip oscillator (high speed, low speed)</li> </ul>			
		High-speed on-chip oscillator has a frequency adjustment function			
		<ul> <li>XCIN clock generation circuit (32 kHz) (N, D version)</li> </ul>			
		<ul> <li>Real-time clock (timer RE) (N, D version)</li> </ul>			
	Oscillation stop detection	XIN clock oscillation stop detection function			
	function				
	Voltage detection circuit	On-chip			
	Power-on reset circuit	On-chip			
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)			
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)			
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)			
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)			
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)			
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)			
		Typ. 2.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)			
		Typ. 0.7 μA (VCC = 3.0 V, stop mode)			
Flash Memory	Programming and erasure	VCC = 2.7 to 5.5 V			
	voltage				
	Programming and erasure	10,000 times (data flash)			
-	endurance	1,000 times (program ROM)			
Operating Ambie	ent Temperature	-20 to 85°C (N version)			
		-40 to 85°C (D, J version) <sup>(2)</sup> , -40 to 125°C (K version) <sup>(2)</sup>			
Package		20-pin molded-plastic LSSOP			

# Table 1.2 Functions and Specifications for R8C/29 Group

NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Specify the D, K version if D, K version functions are to be used.

RENESAS

				I/O F	Pin Functions for of	Peripheral Modu	les	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C bus Interface	A/D Converter
1		P3_5		TRCIOD		SSCK	SCL	
2		P3_7		TRAO	RXD1/(TXD1) <sup>(1)</sup>	SSO		
3	RESET							
4	XOUT/ XCOUT <sup>(2)</sup>	P4_7						
5	VSS/AVSS							
6	XIN/XCIN <sup>(2)</sup>	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) <sup>(1)</sup>			
10		P1_7	INT1	TRAIO				
11		P1_6			CLK0	(SSI) <sup>(1)</sup>		
12		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
13		P1_4			TXD0			
14		P1_3	KI3	TRBO				AN11
15		P1_2	KI2	TRCIOB				AN10
16	VRFF	P4_2						
17		P1_1	KI1	TRCIOA/ TRCTRG				AN9
18		P1_0	KI0					AN8
19		P3_3	INT3	TRCCLK		SSI		
20		P3_4		TRCIOC		SCS	SDA	

 Table 1.6
 Pin Name Information by Pin Number

NOTES:

1. This can be assigned to the pin in parentheses by a program.

2. XCIN, XCOUT can be used only for N or D version.



# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

# 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

# 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

# 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

# 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## Table 4.2SFR Information (2)<sup>(1)</sup>

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	N, D version 00h <sup>(3)</sup>
			0010000b <sup>(4</sup>
			<ul> <li>J, K version 00h<sup>(7)</sup></li> </ul>
			0100000b <sup>(8</sup>
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	• N, D version 00001000b
			• J, K version 0000X000b(7
			0100X001b <sup>(8</sup>
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register <sup>(6)</sup>	VW0C	0000X000b <sup>(3)</sup>
			0100X001b <sup>(4)</sup>
0039h			
	1	I	<b>I</b>
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register <sup>(9)</sup>	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h 0056h	Timer PA Interrupt Control Pacietor		XXXXX000F
0056h 0057h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h 0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0058h 0059h	INT1 Interrupt Control Register	INT1IC	XXXXX000b
0059h	INT3 Interrupt Control Register	INTIC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
300011			<b>I</b>
006Fh			
0070h			

### 007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset, or the LVD0ON bit in the OFS register is set to 0 and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C0h	A/D Register	AD	XXh
			~~!!
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D3h	A/D Control Register 2	ADCON2	00h
00D4n 00D5h			5011
	A/D Control Degister 0		00h
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	00h
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
		P4	00h
00E8h	Port P4 Register	P4	000
00E9h		<b>DD</b> (	
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTE	00h
	Key Input Enable Register	KIEN	00h
00FBh			
00FCh	Pull-Up Control Register 0	PUR0	00h
00FCh 00FDh	Pull-Up Control Register 1	PUR1	00h
00FCh			

### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	- 0.1 - Vdet0	Unit	
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V	
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V	
trth	External power Vcc rise gradient <sup>(2)</sup>		20	-	_	mV/msec	


Table 5.9	Power-on Reset Circuit.	Voltage Monitor 0 Reset	Electrical Characteristics <sup>(3)</sup>

NOTES:

1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc  $\ge$  1.0 V.

- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>






# Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

# Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μs	
twh(xcin)	XCIN input "H" width	7	_	μS	
twl(xcin)	XCIN input "L" width	7	_	μS	



# Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

# Table 5.19 TRAIO Input

	Parameter		Standard	
	Falanielei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

# Table 5.23Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter		Condition		Standar	b	Unit
Symbol				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
	Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μΑ	
	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μΑ	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = $32 \text{ kHz}$ (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.8		μΑ	
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.0		μΑ	
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1		μΑ



Table 5.26	Serial Interface

Symbol	Parameter		Standard		
	Falameter	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	300	-	ns	
tW(CKH)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





# Table 5.27 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width	380(1)	-	ns	
tw(INL)	INTi input "L" width	380(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.





Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Symbol	Parameter		Standard		
	Parameter	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	800	_	ns	
tw(CKH)	CLK0 input "H" width	400	-	ns	
tw(CKL)	CLK0 input "L" width	400	-	ns	
td(C-Q)	TXDi output delay time	-	200	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	150	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





# Table 5.33 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width	1000(1)	-	ns	
tw(INL)	INTi input "L" width	1000 <sup>(2)</sup>	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.19 External Interrupt INTi Input Timing Diagram when VCC = 2.2 V




Figure 5.21 Time delay until Suspend

### Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faianielei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level <sup>(2, 4)</sup>		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time <sup>(5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.70	_	_	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops.

- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

# Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level <sup>(2)</sup>		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time <sup>(3., 5)</sup>		-	40	200	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(4)</sup>		-	-	100	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Hold Vdet2 > Vdet1.

3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.

- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.

Symbol	Parameter	Condition	Standard			Unit
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20 <sup>(2)</sup>	-	2,000	mV/msec

Table 5.41         Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics <sup>(3)</sup>
--

NOTES:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if  $V_{por2} \ge 1.0 V$ .
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .




Figure 5.22 Reset Circuit Electrical Characteristics


Table 5.46 Timing Requirements of I <sup>2</sup> C bus Inte	erface <sup>(1)</sup>
---	-----------------------

Symbol	nbol Parameter Condition		St	Standard		Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns
<b>t</b> SCLH	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	-	-	ns
tsf	SCL, SDA input fall time		-	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc <sup>(2)</sup>	ns
<b>t</b> BUF	SDA input bus-free time		5tCYC <sup>(2)</sup>	-	-	ns
<b>t</b> STAH	Start condition input hold time		3tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tCYC <sup>(2)</sup>	-	-	ns
<b>t</b> STOP	Stop condition input setup time		3tCYC <sup>(2)</sup>	_	-	ns
tSDAS	Data input setup time		1tcyc + 20 <sup>(2)</sup>	-	-	ns
<b>t</b> SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





# Table 5.48Electrical Characteristics (2) [Vcc = 5 V]<br/>(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Faiaillelei			Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	-	2.5	-	mA	
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
	mod	H	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μA
		Stop mode	XIN clock off, Topr = $25^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μA
			XIN clock off, Topr = $85^{\circ}$ C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	4.0	_	μA



# Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

# Table 5.49XIN Input

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

## Table 5.50 TRAIO Input

Symbol	Parameter	Stan	Unit	
Symbol	Falantelei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	=	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width 40			ns




Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

# Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

## Table 5.55 XIN Input

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns




Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

### Table 5.56 TRAIO Input

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	-	ns
twh(traio)	TRAIO input "H" width 120			ns
twl(traio)	TRAIO input "L" width 120 -			




Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

# **REVISION HISTORY**

# R8C/28 Group, R8C/29 Group Datasheet

			Description
Rev. Date		Page	Summary
0.10	Nov 14, 2005	_	First Edition issued
0.30	Feb 28, 2006	all pages	"J, K version" added
		1	1.1 Applications revised
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		4	Figure 1.1 Block Diagram; NOTE3 added
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added
		8	Table 1.5 Pin Functions revised
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" → "XOUT/XCOUT", "XIN" → "XIN/XCIN" revised and NOTE2 added
		13	Figure 3.1 Memory Map of R8C/28 Group; "R5F21284JSP, R5F21284KSP" added
		14	Figure 3.2 Memory Map of R8C/29 Group; "R5F21294JSP, R5F21294KSP" added
		15	Table 4.1 SFR Information (1); NOTE6 added
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" symbol name revised
		22 to 66	5. Electrical Characteristics added
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		15	Table 4.1 SFR Information (1); - 0032h, 0036h, 0038h revised - NOTES 2 to 6 revised and NOTES 7 to 8 added
		19	Table 4.5 SFR Information (5); NOTE2 added
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised
0.00		46	Table 5.35; System clock Conditions: revised
1.00	Nov 08, 2006	All pages	"PRELIMINARY" deleted
	,	1 1	1 "J and K versions are under developmentnotice." added
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised

# RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any there military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the such as product states of the total system before deciding about the applicability of the total system before deciding about the applicability or therwise in systems the failure or malfunction of which may cause a direct threads to humanities ingorithe in administic control.
  When using or otherwise regulations in the information in this document. Not have a specific as a set descent on the second of the set of the set of the data direct interest of the set of the set of the data dir



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

# Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com