

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21292snsp-w4

Table 1.2 Functions and Specifications for R8C/29 Group

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ($f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns ($f(XIN) = 16$ MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns ($f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.4 Product Information for R8C/29 Group
Peripheral Functions	Ports	I/O ports: 13 pins, Input port: 3 pins
	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits × 1 channel Timer RB: 8 bits × 1 channel (Each timer equipped with 8-bit prescaler) Timer RC: 16 bits × 1 channel (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	1 channel (UART0): Clock synchronous serial I/O, UART 1 channel (UART1): UART
	Clock synchronous serial interface	1 channel I ² C bus Interface(1) Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler) Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version) External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits • XIN clock generation circuit (with on-chip feedback resistor) • On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function • XCIN clock generation circuit (32 kHz) (N, D version) • Real-time clock (timer RE) (N, D version)
	Oscillation stop detection function	XIN clock oscillation stop detection function
	Voltage detection circuit	On-chip
	Power-on reset circuit	On-chip
Electrical Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ($f(XIN) = 20$ MHz) (other than K version) VCC = 3.0 to 5.5 V ($f(XIN) = 16$ MHz) (K version) VCC = 2.7 to 5.5 V ($f(XIN) = 10$ MHz) VCC = 2.2 to 5.5 V ($f(XIN) = 5$ MHz) (N, D version)
	Current consumption (N, D version)	Typ. 10 mA (VCC = 5.0 V, $f(XIN) = 20$ MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10$ MHz) Typ. 2.0 μ A (VCC = 3.0 V, wait mode ($f(XCIN) = 32$ kHz)) Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		20-pin molded-plastic LSSOP

NOTES:


1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the D, K version if D, K version functions are to be used.

Table 1.4 Product Information for R8C/29 Group**Current of Sep. 2008**

Type No.	ROM Capacity		RAM Capacity	Package Type	Remarks
	Program ROM	Data flash			
R5F21292SNSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	N version
R5F21294SNSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21292SDSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	D version
R5F21294SDSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21294JSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	J version
R5F21296JSP	32 Kbytes	1 Kbyte × 2	1.5 Kbyte	PLSP0020JB-A	
R5F21294KSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	K version
R5F21296KSP	32 Kbytes	1 Kbyte × 2	1.5 Kbyte	PLSP0020JB-A	
R5F21292SNXXXSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	N version
R5F21294SNXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21292SDXXXSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	D version
R5F21294SDXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	
R5F21294JXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	J version
R5F21296JXXXSP	32 Kbytes	1 Kbyte × 2	1.5 Kbyte	PLSP0020JB-A	
R5F21294KXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A	K version
R5F21296KXXXSP	32 Kbytes	1 Kbyte × 2	1.5 Kbyte	PLSP0020JB-A	

NOTE:

1. The user ROM is programmed before shipment.

**Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group**

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

Table 4.4 SFR Information (4)⁽¹⁾

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh XXh
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	00h
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECb			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCb	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register ⁽²⁾	P1DRR	00h
00FFh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.6 SFR Information (6)⁽¹⁾

Address	Register	Symbol	After reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			

NOTE:


1. The blank regions are reserved. Do not access locations in these regions.


Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V _{ref} = AVCC	-	-	10	Bits
-	Absolute accuracy	10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	-	-	±3 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	-	-	±2 LSB
		10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 3.3 V	-	-	±5 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 3.3 V	-	-	±2 LSB
		10-bit mode	φAD = 5 MHz, V _{ref} = AVCC = 2.2 V	-	-	±5 LSB
		8-bit mode	φAD = 5 MHz, V _{ref} = AVCC = 2.2 V	-	-	±2 LSB
Rladder	Resistor ladder	V _{ref} = AVCC	10	-	40	kΩ
t _{conv}	Conversion time	10-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	3.3	-	- μs
		8-bit mode	φAD = 10 MHz, V _{ref} = AVCC = 5.0 V	2.8	-	- μs
V _{ref}	Reference voltage			2.2	-	AVCC V
V _{IA}	Analog input voltage ⁽²⁾			0	-	AVCC V
-	A/D operating clock frequency	Without sample and hold	V _{ref} = AVCC = 2.7 to 5.5 V	0.25	-	10 MHz
		With sample and hold	V _{ref} = AVCC = 2.7 to 5.5 V	1	-	10 MHz
		Without sample and hold	V _{ref} = AVCC = 2.2 to 5.5 V	0.25	-	5 MHz
		With sample and hold	V _{ref} = AVCC = 2.2 to 5.5 V	1	-	5 MHz

NOTES:

1. AVCC = 2.2 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Figure 5.1 Ports P1, P3, and P4 Timing Measurement Circuit**

**Figure 5.2 Time delay until Suspend****Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{deto}	Voltage detection level		2.2	2.3	2.4	V
–	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	–	0.9	–	µA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽²⁾		–	–	300	µs
V _{ccmin}	MCU operating voltage minimum value		2.2	–	–	V

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{dett1}	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
–	Voltage monitor 1 interrupt request generation time ⁽²⁾		–	40	–	µs
–	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	–	0.6	–	µA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽³⁾		–	–	100	µs

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{dett1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.
The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{dett2}	Voltage detection level		3.3	3.6	3.9	V
–	Voltage monitor 2 interrupt request generation time ⁽²⁾		–	40	–	µs
–	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	–	0.6	–	µA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽³⁾		–	–	100	µs

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{dett2}.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.





Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Table 5.14 Timing Requirements of I²C bus Interface⁽¹⁾

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 ⁽²⁾	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 ⁽²⁾	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 500 ⁽²⁾	—	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc ⁽²⁾	ns
tBUF	SDA input bus-free time		5tCyc ⁽²⁾	—	—	ns
tSTAH	Start condition input hold time		3tCyc ⁽²⁾	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSTOP	Stop condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSDAS	Data input setup time		1tCyc + 20 ⁽²⁾	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

NOTES:

1. V_{CC} = 2.2 to 5.5 V, V_{SS} = 0 V and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1tCyc = 1/f₁(s)




NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition

Figure 5.7 I/O Timing of I²C bus Interface

Timing Requirements(Unless Otherwise Specified: $V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{OPR} = 25^\circ\text{C}$) [$V_{CC} = 5\text{ V}$]**Table 5.18 XIN Input, XCIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	50	—	ns
$t_{WH}(XIN)$	XIN input "H" width	25	—	ns
$t_{WL}(XIN)$	XIN input "L" width	25	—	ns
$t_C(XCIN)$	XCIN input cycle time	14	—	μs
$t_{WH}(XCIN)$	XCIN input "H" width	7	—	μs
$t_{WL}(XCIN)$	XCIN input "L" width	7	—	μs

**Figure 5.8 XIN Input and XCIN Input Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.19 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	100	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	40	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	40	—	ns



**Figure 5.9 TRAIO Input Timing Diagram when $V_{CC} = 5\text{ V}$**

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	— mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	— mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5	9 mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	— mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300 μ A
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	—	130	300 μ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	—	30	— μ A
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	70 μ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	55 μ A
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	3.8	— μ A
		Stop mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	2.0	— μ A
			XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.7	3.0 μ A
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.1	— μ A

Table 5.32 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	800	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	400	—	ns
$t_{w(CKL)}$	CLK0 input "L" width	400	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	200	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	150	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns


 $i = 0 \text{ or } 1$ **Figure 5.18 Serial Interface Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.33 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width	1000 ⁽¹⁾	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width	1000 ⁽²⁾	—	ns

NOTES:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.19 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{CC} = 2.2 \text{ V}$**

**Figure 5.21 Time delay until Suspend****Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level ^(2, 4)		2.70	2.85	3.0	V
td(V _{det1} -A)	Voltage monitor 1 reset generation time ⁽⁵⁾		—	40	200	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	—	0.6	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		—	—	100	μs
V _{ccmin}	MCU operating voltage minimum value		2.70	—	—	V

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version).
2. Hold V_{det2} > V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
5. Time until the voltage monitor 1 reset is generated after the voltage passes V_{det1} when Vcc falls. When using the digital filter, its sampling time is added to td(V_{det1}-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes V_{det1} when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det2}	Voltage detection level ⁽²⁾		3.3	3.6	3.9	V
td(V _{det2} -A)	Voltage monitor 2 reset/interrupt request generation time ^(3, 5)		—	40	200	μs
—	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	—	0.6	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		—	—	100	μs

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version).
2. Hold V_{det2} > V_{det1}.
3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes V_{det2}.
4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
5. When using the digital filter, its sampling time is added to td(V_{det2}-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes V_{det2} when the power supply falls.

Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics⁽³⁾

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{por1}	Power-on reset valid voltage ⁽⁴⁾		—	—	0.1	V
V _{por2}	Power-on reset or voltage monitor 1 reset valid voltage		0	—	V _{det1}	V
t _{rh}	External power Vcc rise gradient	V _{cc} ≤ 3.6 V	20(2)	—	—	mV/msec
		V _{cc} > 3.6 V	20(2)	—	2,000	mV/msec

NOTES:

1. The measurement condition is T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. This condition (the minimum value of external power Vcc rise gradient) does not apply if V_{por1} ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
4. t_{w(por1)} indicates the duration the external power Vcc must be held below the effective voltage (V_{por1}) to enable a power on reset. When turning on the power for the first time, maintain t_{w(por1)} for 30 s or more if -20°C ≤ T_{opr} ≤ 125°C, maintain t_{w(por1)} for 3,000 s or more if -40°C ≤ T_{opr} < -20°C.


**Figure 5.22 Reset Circuit Electrical Characteristics**

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 to 5.25 V 0°C ≤ Topr ≤ 60°C ⁽²⁾	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C ≤ Topr ≤ 85°C ⁽²⁾	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 3.0 to 5.5 V -40°C ≤ Topr ≤ 125°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C ≤ Topr ≤ 125°C ⁽²⁾	37.6	40	42.4	MHz
–	Value in FRA1 register after reset		08h	–	F7h	–
–	Oscillation frequency adjustment unit of high-speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	–	+0.3	–	MHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	400	–	μA

NOTES:

1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
–	Oscillation stability time		–	10	100	μs
–	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	–	15	–	μA

NOTE:


1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

Table 5.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	–	2000	μs
td(R-S)	STOP exit time ⁽³⁾		–	–	150	μs


NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = 25°C.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

**Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)**

Timing Requirements(Unless Otherwise Specified: $V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{OPR} = 25^\circ\text{C}$) [$V_{CC} = 5\text{ V}$]**Table 5.49 XIN Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(XIN)$	XIN input cycle time	50	—	ns
$t_{WH}(XIN)$	XIN input "H" width	25	—	ns
$t_{WL}(XIN)$	XIN input "L" width	25	—	ns

**Figure 5.27 XIN Input Timing Diagram when $V_{CC} = 5\text{ V}$** **Table 5.50 TRAIO Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_C(TRAIO)$	TRAIO input cycle time	100	—	ns
$t_{WH}(TRAIO)$	TRAIO input "H" width	40	—	ns
$t_{WL}(TRAIO)$	TRAIO input "L" width	40	—	ns


**Figure 5.28 TRAIO Input Timing Diagram when $V_{CC} = 5\text{ V}$**

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VOH	Output "H" voltage	Except XOUT	IOH = -1 mA	Vcc - 0.5	—	Vcc
		XOUT	Drive capacity HIGH IOH = -0.1 mA	Vcc - 0.5	—	Vcc
			Drive capacity LOW IOH = -50 µA	Vcc - 0.5	—	Vcc
VOL	Output "L" voltage	Except XOUT	IOL = 1 mA	—	—	0.5
		XOUT	Drive capacity HIGH IOL = 0.1 mA	—	—	0.5
			Drive capacity LOW IOL = 50 µA	—	—	0.5
VT+VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO		0.1	0.3	—
		RESET		0.1	0.4	—
I _{IIH}	Input "H" current		VI = 3 V, Vcc = 3V	—	—	4.0
I _{IL}	Input "L" current		VI = 0 V, Vcc = 3V	—	—	-4.0
R _{PULLUP}	Pull-up resistance		VI = 0 V, Vcc = 3V	66	160	500
R _{XIN}	Feedback resistance	XIN		—	3.0	—
V _{RAM}	RAM hold voltage		During stop mode	2.0	—	—

NOTE:


1. Vcc = 2.7 to 3.3 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.54 Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	6	—	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	—	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	—	23	55	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	0.7	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	1.1	—	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	—	3.8	—	μA

Table 5.57 Serial Interface


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	300	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	150	—	ns
$t_{w(CKL)}$	CLK0 Input "L" width	150	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	80	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	70	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.33 Serial Interface Timing Diagram when $V_{CC} = 3 \text{ V}$** **Table 5.58 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INT}}_i$ input "H" width	380 ⁽¹⁾	—	ns
$t_{w(\text{INL})}$	$\overline{\text{INT}}_i$ input "L" width	380 ⁽²⁾	—	ns

NOTES:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either $(1/\text{digital filter clock frequency} \times 3)$ or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either $(1/\text{digital filter clock frequency} \times 3)$ or the minimum value of standard, whichever is greater.

**Figure 5.34 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{CC} = 3 \text{ V}$**