



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21294jsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RENESAS

R8C/28 Group, R8C/29 Group SINGLE-CHIP 16-BIT CMOS MCU

1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 20-pin molded-plastic LSSOP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Furthermore, the R8C/29 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/28 Group and R8C/29 Group is only the presence or absence of data flash. Their peripheral functions are the same.


1.1 Applications


Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
0089h			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			1
0097h			
0098h			
0090h			+
0099h			
009An			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	UORB	XXh
00A7h		00112	XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A8h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B0h			+
00B7h	SS Control Deviator II / IIC hus Control Deviator 4 ⁽²⁾	SSCRH / ICCR1	00h
	SS Control Register H / IIC bus Control Register 1 ⁽²⁾		
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
00BDh		SSIMR2 / SAR	FFh
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽²⁾ SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSTDR / ICDRT SSRDR / ICDRR	
			FFh

SFR Information (3)⁽¹⁾ Table 4.3

NOTES:
1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Offsin Other Other Other 0181h Image: Control of the second seco	Address	Register	Symbol	After reset
0181h				
0182h				
0183h	0182h			
0184h				
0186h	0184h			
0198h	0185h			
0187h	0186h			
0188h				
0188h	0188h			
018Ah	0189h			
0188h	018Ah			
0180h	018Bh			
018bh	018Ch			
018Eh				
018h	018Eh			
0190h	018Fh			
0191h	0190h			
0192h	0191h			
0193h	0192h			
0194h Image: Constraint of the second seco				
0195h				
0196h	0195h			
0197h	0196h			
0198h	0197h			
0199h	0198h			
019Ah	0199h			
019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A3h 01A3h 01A6h 01A8h 014Ch <td< td=""><td>0194h</td><td></td><td></td><td></td></td<>	0194h			
019Ch 019Dh 019Fh 01A0h 01A0h 01A0h 01A1h 01A2h 01A3h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h				
019Dh	019Ch			
019Fh	019Dh			
019Fh	019Eh			
01A0h				
01A1h				
01A2h 01A3h 01A3h 01A3h 01A5h 01A5h 01A6h 01A7h 01A8h 01ACh 01AFh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 1 <	01A1h			
01A3h - - 01A4h - - 01A5h - - 01A6h - - 01A7h - - 01A7h - - 01A8h - - 01A8h - - 01A9h - - 01A9h - - 01A8h - - 01B4h - - 01B5h Flash Memory Control Register 4 FMR4 01000000b 01B6h -	01A2h			
01A4h	01A2h			
01A5h	01A31			
01A6h				
01A7h				
01A8h				
01A9h Image: Constraint of the second s	01470			
01Ah Image: Control Register 1 Image: Control Register 0 Image: Control Register 0 01B8h Image: Control Register 0 FMR0 0000001b 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh	01A80			
01ABh	01A90			
01ACh	01AAN			
01ADh Instant Instant 01AEh Instant Instant 01AFh Instant Instant 01B0h Instant Instant 01B0h Instant Instant 01B1h Instant Instant 01B2h Instant Instant 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h Instant Instant Instant 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instant Instant Instant 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h Instant Instant Instant 01B8h I				
01AEh	UIACh			
01AFh				
01B0h Instrument Instrument 01B1h Instrument Instrument 01B2h Instrument Instrument 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instrument FMR0 00000001b 01B8h Instrument Instrument Instrument 01BBh Instrument Instrument Instrument 01BDh Instrument Instrument Instrument 01BDh Instrument Instrum	UTAEN			
01B1h	UTAFh			
01B2h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h FMR0 00000001b 01B8h FMR0 00000001b 01B9h FMR0 FMR0 01B8h FMR0				
01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h				
01B4h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h			51454	04000000
01B5h Flash Memory Control Register 1 FMR1 100000Xb 01B6h		Fiash Memory Control Register 4	FIMR4	d000000
01B6h Flash Memory Control Register 0 FMR0 0000001b 01B7h Flash Memory Control Register 0 FMR0 0000001b 01B8h 01B9h 01B8h 01B8h 01BBh 01BBch 01BDh 01BBh	01B4h	Flash Manager Organized Dawiston 4	EMD4	40000001/6
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h	01B5h	Flash Memory Control Register 1	FMR1	1000000XD
01B8h	01B6h		EMD.	000000041
01B9h	01B7h	Flash Memory Control Register 0	FMR0	0000001b
01BAh	01B8h			
01BBh	01B9h			
01BCh 01BDh 01BEh 01BEh	01BAh			
01BDh 01BEh 01	01BBh			
01BEh	01BCh			
01BEh 01BFh 01BFh	01BDh			
01BFh	01BEh			
	01BFh			

Table 4.7SFR Information (7)(1)

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

Cumbal	Parameter	Conditions		Unit		
Symbol	Parameter		Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/28 Group	100 ⁽³⁾	-	-	times
		R8C/29 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97 + CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	_	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.


However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







Table 5.14	Timing Requirements of I ² C bus Interface ⁽¹⁾
------------	--

Symbol	Parameter	Condition	Sta	Standard		
Symbol	Falametei	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns
tsf	SCL, SDA input fall time		-	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns
t BUF	SDA input bus-free time		5tcyc ⁽²⁾	-	-	ns
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns
t STAS	Retransmit start condition input setup time		3tcyc ⁽²⁾	-	-	ns
t STOP	Stop condition input setup time		3tcyc ⁽²⁾	_	-	ns
tSDAS	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
t SDAH	Data input hold time		0	-	-	ns

NOTES:

1. Vcc = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





0.8

1.2

_

3.0

_

μΑ

μΑ

Symbol	Deremeter		Condition		Standar	d	Uni
Symbol Paran	Parameter	Parameter	Condition	Min.	Тур.	Max.	Un
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4.0	_	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	_	μΑ

XIN clock off, Topr = 25°C

CM10 = 1 Peripheral clock off

CM10 = 1 Peripheral clock off

High-speed on-chip oscillator off Low-speed on-chip oscillator off

VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C

High-speed on-chip oscillator off Low-speed on-chip oscillator off

VCA27 = VCA26 = VCA25 = 0

Stop mode

Table 5.17Electrical Characteristics (3) [Vcc = 5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Іон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	ļ	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	lo∟ = 1 mA	·	-	_	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	_	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.05	0.3	_	V
		RESET			0.05	0.15	-	V
Ін	Input "H" current		VI = 2.2 V		-	_	4.0	μA
lı∟	Input "L" current		VI = 0 V		-	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			-	5	-	MΩ
RfXCIN	Feedback resistance	XCIN			-	35	-	MΩ
VRAM	RAM hold voltage		During stop mod	e	1.8	-	-	V

Table 5.28	Electrical Characteristics (5) [Vcc = 2.2 V]

NOTE:

1. Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

J, K Version 5.2

Table 5.34	Absolute	Maximum	Ratings
------------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C \leq Topr \leq 85 °C	300	mW
		85 °C \leq Topr \leq 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 **Recommended Operating Conditions**

Question	Der				Standard		11.2
Symbol	Para	ameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Viн	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-60	mA
IOH(peak)	Peak output "H" current			-	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	f(XIN) XIN clock input oscillation frequency		$3.0 V \le Vcc \le 5.5 V$ (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
-	System clock	OCD2 = 0 XIN clock selected	3.0 V \leq Vcc \leq 5.5 V (other than K version)	0	-	20	MHz
			$3.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ (K version)	0	-	16	MHz
			$2.7 \text{ V} \leq \text{Vcc} < 3.0 \text{ V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	-	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	-	10	MHz

NOTES:

Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.



Symbol	Parameter	Condition		Unit		
Symbol	Faranieter	Condition	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20 ⁽²⁾	-	2,000	mV/msec

Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics ⁽³⁾
--

NOTES:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{por2} \ge 1.0 V$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.




Figure 5.22 Reset Circuit Electrical Characteristics

Cumhal	Parameter		Conditions		Standard				
Symbol			Conditions	Min.	Тур.	Max.			
tsucyc	SSCK clock cycle tim	e		4	_	-	tCYC ⁽²⁾		
tнı	SSCK clock "H" width	1		0.4	_	0.6	tsucyc		
tLO	SSCK clock "L" width			0.4	I	0.6	tsucyc		
trise	SSCK clock rising	Master		-	-	1	tCYC ⁽²⁾		
	time	Slave		-	-	1	μs		
TFALL	SSCK clock falling time	Master		-	-	1	tCYC ⁽²⁾		
		Slave		-	I	1	μs		
ts∪	SSO, SSI data input s	setup time		100	-	-	ns		
tн	SSO, SSI data input I	nold time		1	-	-	tCYC ⁽²⁾		
t LEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns		
tlag	SCS hold time	Slave		1tcyc + 50	-	-	ns		
top	SSO, SSI data output delay time			-	-	1	tCYC ⁽²⁾		
tsa	SSI slave access time	e		-	-	1.5tcyc + 100	ns		
tor	SSI slave out open time			-	_	1.5tcyc + 100	ns		

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select⁽¹⁾

NOTES:

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at T_{opr} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified. 2. $1t_{CYC} = 1/f1(s)$

Symbol Pa		rameter	Condition		Standard			Unit
		ameter			Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	_	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	_	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5V		-	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ
VRAM	RAM hold voltage	1	During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Symbol	Parameter		Standard		
	Falanelei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	-	ns	
tw(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1







Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input


Symbol	Parameter	Stan	Unit	
	Falanielei	Min.	Max.	Unit
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	250(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except XOUT	Except XOUT Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Іон = -50 μА	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA	•	-	-	0.5	V
		XOUT	Drive capacity HIGH	IoL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	Io∟ = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Ін	Input "H" current	1	VI = 3 V, Vcc = 3	V	_	-	4.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 3V		_	-	-4.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
Rfxin	Feedback resistance	XIN			-	3.0	-	MΩ
Vram	RAM hold voltage	•	During stop mode	Э	2.0	-	-	V

 Table 5.53
 Electrical Characteristics (3) [Vcc = 3 V]

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.54Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	i alametei		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μA
			XIN clock off, $T_{opr} = 85^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μΑ
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	3.8	_	μΑ

Symbol	Parameter		Standard		
	Falameter	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	300	-	ns	
tw(CKH)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1






Table 5.58 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width	380(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

REVISION HISTORY

R8C/28 Group, R8C/29 Group Datasheet

		Description			
Rev.	Date	Page	Summary		
0.10	Nov 14, 2005	_	First Edition issued		
0.30	Feb 28, 2006	all pages	"J, K version" added		
		1	1.1 Applications revised		
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised		
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised		
		4	Figure 1.1 Block Diagram; NOTE3 added		
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised		
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised		
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added		
		8	Table 1.5 Pin Functions revised		
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" → "XOUT/XCOUT", "XIN" → "XIN/XCIN" revised and NOTE2 added		
		13	Figure 3.1 Memory Map of R8C/28 Group; "R5F21284JSP, R5F21284KSP" added		
		14	Figure 3.2 Memory Map of R8C/29 Group; "R5F21294JSP, R5F21294KSP" added		
		15	Table 4.1 SFR Information (1); NOTE6 added		
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" symbol name revised		
		22 to 66	5. Electrical Characteristics added		
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised		
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised		
		15	Table 4.1 SFR Information (1); - 0032h, 0036h, 0038h revised - NOTES 2 to 6 revised and NOTES 7 to 8 added		
		19	Table 4.5 SFR Information (5); NOTE2 added		
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised		
0.00		46	Table 5.35; System clock Conditions: revised		
1.00	Nov 08, 2006	All pages	"PRELIMINARY" deleted		
	,	1 1	1 "J and K versions are under developmentnotice." added		
		2	Table 1.1 revised		
		3	Table 1.2 revised		
		4	Figure 1.1 revised		
		5	Table 1.3 revised		
		6	Table 1.4 revised		