



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Last Time Buy
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21294jsp-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21294jsp-u0</a>

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 20-pin molded-plastic LSSOP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/29 Group has on-chip data flash (1 KB  $\times$  2 blocks).


The difference between the R8C/28 Group and R8C/29 Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



**Figure 2.1 CPU Registers**

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

**Table 4.3 SFR Information (3)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 <sup>(2)</sup>	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register <sup>(2)</sup>	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register <sup>(2)</sup>	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDRR	FFh

X: Undefined

## NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.7 SFR Information (7)(1)**

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

## NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

**Table 5.4 Flash Memory (Program ROM) Electrical Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
–	Program/erase endurance <sup>(2)</sup>	R8C/28 Group	100 <sup>(3)</sup>	–	–	times
		R8C/29 Group	1,000 <sup>(3)</sup>	–	–	times
–	Byte program time		–	50	400	μs
–	Block erase time		–	0.4	9	s
t <sub>d</sub> (SR-SUS)	Time delay from suspend request until suspend		–	–	97 + CPU clock × 6 cycles	μs
–	Interval from erase start/restart until following suspend request		650	–	–	μs
–	Interval from program start/restart until following suspend request		0	–	–	ns
–	Time from suspend until program/erase restart		–	–	3 + CPU clock × 4 cycles	μs
–	Program, erase voltage		2.7	–	5.5	V
–	Read voltage		2.2	–	5.5	V
–	Program, erase temperature		0	–	60	°C
–	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	–	–	year


**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = 0 to 60°C, unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.



**Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)**






**Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)**

**Table 5.14 Timing Requirements of I<sup>2</sup>C bus Interface<sup>(1)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
t <sub>SCL</sub>	SCL input cycle time		12t <sub>CYC</sub> + 600 <sup>(2)</sup>	—	—	ns
t <sub>SCLH</sub>	SCL input "H" width		3t <sub>CYC</sub> + 300 <sup>(2)</sup>	—	—	ns
t <sub>SCLL</sub>	SCL input "L" width		5t <sub>CYC</sub> + 500 <sup>(2)</sup>	—	—	ns
t <sub>sf</sub>	SCL, SDA input fall time		—	—	300	ns
t <sub>SP</sub>	SCL, SDA input spike pulse rejection time		—	—	1t <sub>CYC</sub> <sup>(2)</sup>	ns
t <sub>BUF</sub>	SDA input bus-free time		5t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STAH</sub>	Start condition input hold time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STAS</sub>	Retransmit start condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>STOP</sub>	Stop condition input setup time		3t <sub>CYC</sub> <sup>(2)</sup>	—	—	ns
t <sub>SDAS</sub>	Data input setup time		1t <sub>CYC</sub> + 20 <sup>(2)</sup>	—	—	ns
t <sub>SDAH</sub>	Data input hold time		0	—	—	ns

## NOTES:

1. V<sub>CC</sub> = 2.2 to 5.5 V, V<sub>SS</sub> = 0 V and T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. 1t<sub>CYC</sub> = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface**

**Table 5.17 Electrical Characteristics (3) [Vcc = 5 V]**  
**(T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	23	60	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	4.0	–	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	–	2.2	–	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	0.8	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	–	1.2	–	μA

**Table 5.28 Electrical Characteristics (5) [V<sub>CC</sub> = 2.2 V]**

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V <sub>OH</sub>	Output "H" voltage	Except P1_0 to P1_7, XOUT	I <sub>OH</sub> = -1 mA		V <sub>CC</sub> - 0.5	—	V <sub>CC</sub>	V
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> - 0.5	—	V <sub>CC</sub>	V
			Drive capacity LOW	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.5	—	V <sub>CC</sub>	V
		XOUT	Drive capacity HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.5	—	V <sub>CC</sub>	V
			Drive capacity LOW	I <sub>OH</sub> = -50 μA	V <sub>CC</sub> - 0.5	—	V <sub>CC</sub>	V
V <sub>OL</sub>	Output "L" voltage	Except P1_0 to P1_7, XOUT	I <sub>OL</sub> = 1 mA		—	—	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	I <sub>OL</sub> = 2 mA	—	—	0.5	V
			Drive capacity LOW	I <sub>OL</sub> = 1 mA	—	—	0.5	V
		XOUT	Drive capacity HIGH	I <sub>OL</sub> = 0.1 mA	—	—	0.5	V
			Drive capacity LOW	I <sub>OL</sub> = 50 μA	—	—	0.5	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.05	0.3	—	V
		RESET			0.05	0.15	—	V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 2.2 V		—	—	4.0	μA
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V		—	—	-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V		100	200	600	kΩ
R <sub>FXIN</sub>	Feedback resistance	XIN			—	5	—	MΩ
R <sub>FXCIN</sub>	Feedback resistance	XCIN			—	35	—	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode		1.8	—	—	V

**NOTE:**

1. V<sub>CC</sub> = 2.2 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

## 5.2 J, K Version

**Table 5.34 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated Value	Unit
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage		-0.3 to 6.5	V
V <sub>I</sub>	Input voltage		-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>O</sub>	Output voltage		-0.3 to V <sub>CC</sub> + 0.3	V
P <sub>d</sub>	Power dissipation	-40 °C ≤ T <sub>opr</sub> ≤ 85 °C	300	mW
		85 °C ≤ T <sub>opr</sub> ≤ 125 °C	125	mW
T <sub>opr</sub>	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

**Table 5.35 Recommended Operating Conditions**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
V <sub>CC</sub> /AV <sub>CC</sub>	Supply voltage			2.7	—	5.5	V
V <sub>SS</sub> /AV <sub>SS</sub>	Supply voltage			—	0	—	V
V <sub>IH</sub>	Input "H" voltage			0.8 V <sub>CC</sub>	—	V <sub>CC</sub>	V
V <sub>IL</sub>	Input "L" voltage			0	—	0.2 V <sub>CC</sub>	V
I <sub>OH</sub> (sum)	Peak sum output "H" current	Sum of all pins I <sub>OH</sub> (peak)		—	—	-60	mA
I <sub>OH</sub> (peak)	Peak output "H" current			—	—	-10	mA
I <sub>OH</sub> (avg)	Average output "H" current			—	—	-5	mA
I <sub>OL</sub> (sum)	Peak sum output "L" currents	Sum of all pins I <sub>OL</sub> (peak)		—	—	60	mA
I <sub>OL</sub> (peak)	Peak output "L" currents			—	—	10	mA
I <sub>OL</sub> (avg)	Average output "L" current			—	—	5	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (other than K version)	0	—	20	MHz
			3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (K version)	0	—	16	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	—	10	MHz
—	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (other than K version)	0	—	20	MHz
			3.0 V ≤ V <sub>CC</sub> ≤ 5.5 V (K version)	0	—	16	MHz
			2.7 V ≤ V <sub>CC</sub> < 3.0 V	0	—	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	—	125	—	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	—	—	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	—	—	10	MHz

**NOTES:**


1. V<sub>CC</sub> = 2.7 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.

**Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics<sup>(3)</sup>**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>por1</sub>	Power-on reset valid voltage <sup>(4)</sup>		–	–	0.1	V
V <sub>por2</sub>	Power-on reset or voltage monitor 1 reset valid voltage		0	–	V <sub>det1</sub>	V
tr <sub>th</sub>	External power V <sub>CC</sub> rise gradient	V <sub>CC</sub> ≤ 3.6 V	20 <sup>(2)</sup>	–	–	mV/msec
		V <sub>CC</sub> > 3.6 V	20 <sup>(2)</sup>	–	2,000	mV/msec

**NOTES:**

1. The measurement condition is T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. This condition (the minimum value of external power V<sub>CC</sub> rise gradient) does not apply if V<sub>por2</sub> ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
4. tw(por1) indicates the duration the external power V<sub>CC</sub> must be held below the effective voltage (V<sub>por1</sub>) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ T<sub>opr</sub> ≤ 125°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ T<sub>opr</sub> < -20°C.

**Figure 5.22 Reset Circuit Electrical Characteristics**

**Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>**

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
tsucyc	SSCK clock cycle time			4	–	–	tcyc <sup>(2)</sup>
tHI	SSCK clock "H" width			0.4	–	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	–	0.6	tsucyc
tRISE	SSCK clock rising time	Master		–	–	1	tcyc <sup>(2)</sup>
		Slave		–	–	1	μs
tFALL	SSCK clock falling time	Master		–	–	1	tcyc <sup>(2)</sup>
		Slave		–	–	1	μs
tsu	SSO, SSI data input setup time			100	–	–	ns
tH	SSO, SSI data input hold time			1	–	–	tcyc <sup>(2)</sup>
tLEAD	$\overline{\text{SCS}}$ setup time	Slave		1tcyc + 50	–	–	ns
tLAG	$\overline{\text{SCS}}$ hold time	Slave		1tcyc + 50	–	–	ns
tOD	SSO, SSI data output delay time			–	–	1	tcyc <sup>(2)</sup>
tSA	SSI slave access time			–	–	1.5tcyc + 100	ns
tOR	SSI slave out open time			–	–	1.5tcyc + 100	ns

**NOTES:**

1.  $V_{CC} = 2.7$  to  $5.5$  V,  $V_{SS} = 0$  V at  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version) /  $-40$  to  $125^{\circ}\text{C}$  (K version), unless otherwise specified.
2.  $1tcyc = 1/f_1(\text{s})$

**Table 5.47 Electrical Characteristics (1) [V<sub>CC</sub> = 5 V]**

Symbol	Parameter		Condition	Standard			Unit
				Min.	Typ.	Max.	
V <sub>OH</sub>	Output "H" voltage	Except XOUT	I <sub>OH</sub> = -5 mA	V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
			I <sub>OH</sub> = -200 $\mu$ A	V <sub>CC</sub> - 0.3	—	V <sub>CC</sub>	V
		XOUT	Drive capacity HIGH I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
			Drive capacity LOW I <sub>OH</sub> = -500 $\mu$ A	V <sub>CC</sub> - 2.0	—	V <sub>CC</sub>	V
V <sub>OL</sub>	Output "L" voltage	Except XOUT	I <sub>OL</sub> = 5 mA	—	—	2.0	V
			I <sub>OL</sub> = 200 $\mu$ A	—	—	0.45	V
		XOUT	Drive capacity HIGH I <sub>OL</sub> = 1 mA	—	—	2.0	V
			Drive capacity LOW I <sub>OL</sub> = 500 $\mu$ A	—	—	2.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	$\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT3}},$ KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO		0.1	0.5	—	V
		$\overline{\text{RESET}}$		0.1	1.0	—	V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 5 V, V <sub>CC</sub> = 5V	—	—	5.0	$\mu$ A
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5V	—	—	-5.0	$\mu$ A
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 5V	30	50	167	k $\Omega$
R <sub>fXIN</sub>	Feedback resistance	XIN		—	1.0	—	M $\Omega$
V <sub>RAM</sub>	RAM hold voltage		During stop mode	2.0	—	—	V

NOTE:


1. V<sub>CC</sub> = 4.2 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



**Table 5.51 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	200	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	100	—	ns
$t_{w(CKL)}$	CLK0 input "L" width	100	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	50	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns


i = 0 or 1

**Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V****Table 5.52 External Interrupt  $\overline{INTi}$  (i = 0, 1, 3) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input "H" width	250 <sup>(1)</sup>	—	ns
$t_{w(INL)}$	$\overline{INTi}$ input "L" width	250 <sup>(2)</sup>	—	ns

**NOTES:**

- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.30 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 5 V**

**Table 5.53 Electrical Characteristics (3) [V<sub>CC</sub> = 3 V]**

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V <sub>OH</sub>	Output "H" voltage	Except XOUT	I <sub>OH</sub> = -1 mA		V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V
		XOUT	Drive capacity HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V
			Drive capacity LOW	I <sub>OH</sub> = -50 μA	V <sub>CC</sub> - 0.5	–	V <sub>CC</sub>	V
V <sub>OL</sub>	Output "L" voltage	Except XOUT	I <sub>OL</sub> = 1 mA		–	–	0.5	V
		XOUT	Drive capacity HIGH	I <sub>OL</sub> = 0.1 mA	–	–	0.5	V
			Drive capacity LOW	I <sub>OL</sub> = 50 μA	–	–	0.5	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.3	–	V
		RESET			0.1	0.4	–	V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 3 V, V <sub>CC</sub> = 3V		–	–	4.0	μA
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3V		–	–	-4.0	μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>CC</sub> = 3V		66	160	500	kΩ
R <sub>FXIN</sub>	Feedback resistance	XIN			–	3.0	–	MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode		2.0	–	–	V

## NOTE:

1. V<sub>CC</sub> = 2.7 to 3.3 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.


**Table 5.54 Electrical Characteristics (4) [V<sub>CC</sub> = 3 V]**  
**(T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are V <sub>SS</sub>	High-speed clock mode	—	6	—	mA
		High-speed on-chip oscillator mode	—	2	—	mA
		High-speed on-chip oscillator mode	—	5	9	mA
		Low-speed on-chip oscillator mode	—	2	—	mA
		Low-speed on-chip oscillator mode	—	130	300	μA
I <sub>CC</sub>	Power supply current (V <sub>CC</sub> = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are V <sub>SS</sub>	Wait mode	—	25	70	μA
		Wait mode	—	23	55	μA
		Stop mode	—	0.7	3.0	μA
		Stop mode	—	1.1	—	μA
		Stop mode	—	3.8	—	μA

**Table 5.57 Serial Interface**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	300	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	150	—	ns
$t_{w(CKL)}$	CLK0 Input "L" width	150	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	80	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	70	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns


i = 0 or 1

**Figure 5.33 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.58 External Interrupt  $\overline{INTi}$  (i = 0, 1, 3) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ input "H" width	380 <sup>(1)</sup>	—	ns
$t_{w(INL)}$	$\overline{INTi}$ input "L" width	380 <sup>(2)</sup>	—	ns

**NOTES:**

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use an  $\overline{INTi}$  input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

**Figure 5.34 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 3 V**

REVISION HISTORY	R8C/28 Group, R8C/29 Group Datasheet
------------------	--------------------------------------

Rev.	Date	Description	
		Page	Summary
0.10	Nov 14, 2005	–	First Edition issued
0.30	Feb 28, 2006	all pages	“J, K version” added
		1	1.1 Applications revised
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		4	Figure 1.1 Block Diagram; NOTE3 added
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added
		8	Table 1.5 Pin Functions revised
		9	Table 1.6 Pin Name Information by Pin Number; “XOUT” → “XOUT/XCOUT”, “XIN” → “XIN/XCIN” revised and NOTE2 added
		13	Figure 3.1 Memory Map of R8C/28 Group; “R5F21284JSP, R5F21284KSP” added
		14	Figure 3.2 Memory Map of R8C/29 Group; “R5F21294JSP, R5F21294KSP” added
		15	Table 4.1 SFR Information (1); NOTE6 added
		18	Table 4.4 SFR Information (4); 00FEh: “DRR” → “P1DRR” symbol name revised
		22 to 66	5. Electrical Characteristics added
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		15	Table 4.1 SFR Information (1); - 0032h, 0036h, 0038h revised - NOTES 2 to 6 revised and NOTES 7 to 8 added
		19	Table 4.5 SFR Information (5); NOTE2 added
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised
		46	Table 5.35; System clock Conditions: revised
1.00	Nov 08, 2006	All pages	“PRELIMINARY” deleted
		1	1 “J and K versions are under development...notice.” added
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised