

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21294ksp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/28 Group and Table 1.2 outlines the Functions and Specifications for R8C/29 Group.

Table 1.1 Functions and Specifications for R8C/28 Group

	Item	Specification
CPU	Number of fundamental	89 instructions
	instructions	
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
	_	200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/28 Group
Peripheral	Ports	I/O ports: 13 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits × 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits × 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.)
	Serial interfaces	1 channel (UARTO): Clock synchronous serial I/O, UART
	Senai interfaces	1 channel (UART1): UART
	Clock synchronous serial	1 channel
	interface	I ² C bus Interface ⁽¹⁾
	Interface	Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels
	Watchdog timer	15 bits × 1 channel (with prescaler)
	Wateridog timer	Reset start selectable
	Interrupts	Internal: 15 sources (N, D version), Internal: 14 sources (J, K version)
	menupis	External: 4 sources, Software: 4 sources, Priority levels: 7 levels
	Clock generation circuits	3 circuits
	Crock gonoralion en calle	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation stop detection	XIN clock oscillation stop detection function
	function	
	Voltage detection circuit	On-chip On-chip
	Power-on reset circuit	On-chip On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
	_	VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, $f(XIN) = 10 \text{ MHz}$)
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
Eloob Morrami	Drogramming and areas	Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	100 times
Operating Ambie		-20 to 85°C (N version)
Operating Amble	in remperature	·
Dackage		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾ 20-pin molded-plastic LSSOP
Package		Zu-piii moided-piastic LSSOF

- 1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



1.4 Product Information

Table 1.3 lists the Product Information for R8C/28 Group and Table 1.4 lists the Product Information for R8C/29 Group.

Table 1.3 Product Information for R8C/28 Group

Current of Sep. 2008

Type No.	ROM	RAM	Package Type	Pon	narks
Type No.	Capacity	Capacity	r ackage Type	IXen	liains
R5F21282SNSP	8 Kbytes	512 bytes	PLSP0020JB-A	N version	
R5F21284SNSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F21282SDSP	8 Kbytes	512 bytes	PLSP0020JB-A	D version	
R5F21284SDSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F21284JSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	J version	
R5F21286JSP	32 Kbytes	1.5 Kbyte	PLSP0020JB-A		
R5F21284KSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	K version	
R5F21286KSP	32 Kbytes	1.5 Kbyte	PLSP0020JB-A		
R5F21282SNXXXSP	8 Kbytes	512 bytes	PLSP0020JB-A	N version	Factory
R5F21284SNXXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		programming
R5F21282SDXXXSP	8 Kbytes	512 bytes	PLSP0020JB-A	D version	product ⁽¹⁾
R5F21284SDXXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A		
R5F21284JXXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	J version	
R5F21286JXXXSP	32 Kbytes	1.5 Kbyte	PLSP0020JB-A]	
R5F21284KXXXSP	16 Kbytes	1 Kbyte	PLSP0020JB-A	K version	
R5F21286KXXXSP	32 Kbytes	1.5 Kbyte	PLSP0020JB-A		

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

3.2 R8C/29 Group

Figure 3.2 is a Memory Map of R8C/29 Group. The R8C/29 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



- 1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
- 2. The blank regions are reserved. Do not access locations in these regions.

Post Month on	Internal ROM		Internal RAM		
Part Number	Size	Address 0YYYYh	Size	Address 0XXXXh	
R5F21292SNSP, R5F21292SDSP, R5F21292SNXXXSP, R5F21292SDXXXSP	8 Kbytes	0E000h	512 bytes	005FFh	
R5F21294SNSP, R5F21294SDSP, R5F21294JSP, R5F21294KSP, R5F21294SNXXXSP, R5F21294SDXXXSP, R5F21294JXXXSP, R5F21294KXXXSP	16 Kbytes	0C000h	1 Kbyte	007FFh	
R5F21296JSP, R5F21296KSP, R5F21296JXXXSP, R5F21296KXXXSP	32 Kbytes	08000h	1.5 Kbytes	009FFh	

Figure 3.2 Memory Map of R8C/29 Group

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0100h	LIN Status Register	LINST	00h
	Lin Status Register		
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh	Timer No Filmary Register	TRBLIX	
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
	Times DE Coond Date Degister / Country Date Degister	TDECEC	006
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register ⁽²⁾	TREHR	00h
011Bh	Timer RE Day of Week Data Register(2)	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
	Timer RC Counter	IRC	
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Bh	Timer RC General Register D	TRCGRD	FFh
012EII	Time: No Selieral Negister D	TACGRE	FFh
	T. DOO . ID I . O	TD00D0	
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h			00h
N122h	Timer RC Digital Filter Function Select Register	TRCDF	
0132h	Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCOER	01111111b
013211 0133h		_	01111111b
		_	01111111b
0133h		_	01111111b
0133h 0134h 0135h		_	01111111b
0133h 0134h 0135h 0136h		_	01111111b
0133h 0134h 0135h 0136h 0137h		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh		_	01111111b
0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch		_	01111111b

- The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)⁽¹⁾

0180h 0182h 0183h 0184h 0184h 0184h 0186h	Address	Register	Symbol	After reset
0181h 0183h 0183h 0183h 0188h		Trogistics	Cymso.	7.11.01.10001
0182h 0184h 0184h 0186h 0186h 0186h 0186h 0188h				
0183h 0185h 0186h 0186h 0187h 0188h				
0194h 0198h	0183h			
0188h 0187h 0188h 0198h 0198h 0199h				
0186h 0188h 0188h 018Ah 018Ah 018Ah 018Ch 019Ch				
0187h 0188h 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 019Ch	0186h			
0188h 018Ah 018Ah 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 018Ch 019Ch 019Ch 019Ch 019Ch 019Sh 019Ch				
0188h 0188h 0188h 0188h 0188h 0188h 0188h 018Fh 018Fh 018Fh 018Fh 018Fh 0197h				
018Ah 018Ch 018Ch 018Ch 018Ch 018Eh 018Ch 018Eh 019Ch 019Ch 019Ch 019Ch 019Ch 019Sh 019Ah 019Ah 019Ah 019Ah 019Ch	0189h			
018Bh 018Ch 018Ch 018Fh 018Fh 019Ph 0191h 0191h 0193h 0193h 0195h 0198h 0188h	018Ah			
018Ch	018Rh			
018Eh 018Ph 018Ph 019Ph 0191h 0191h 0193h 0193h 0198h 0118h 011Ah 011Ah 011Ah 011Ah 011Ah 01Ah 01A				
018Eh 019Dh 019Dh 019Dh 019Zh 019Zh 019Zh 019Sh				
018Ph 0190h 0191h 0191h 0192h 0193h 0194h 0195h 0195h 0196h 0197h 0197h 0197h 0198h 0148h 0158h 0158h 0168h 0168h 0178h 018h 018h 018h 018h 018h 018h 018h 01				
0190h (192h 0192h (192h 0194h (198h) 0196h (198h) 0197h (198h) 0198h (199h) 0199h (199h) 0190h (190h) 0190h (190h) 0191h (190h) 0192h (190h) 0194h (190h) 0195h (190h) 0196h (190h) 0197h (190h) 0198h (190h) 0197h (190h) 0198h (190h) 0142h (190h) 0143h (191h) 0143h (191h) 0148h (191h) 0189h (191h)	018Fh			
0191h 0193h 0193h 0194h 0195h 0196h 0197h 0197h 0197h 0197h 0198h 0147h 0147h 0148h 0147h 0148h 0147h 0148h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0148h 0158h 0148h 0158h 0148h 0158h 0158h 0158h 0168h 0168h 0168h 0188h				
0192h 0193h 0194h 0195h 0196h 0196h 0197h 0198h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0190h 0191h 0190h 0191h 0190h 0191h 010h 0140h 0140h 0141h 0143h 0143h 0148h 0158h 0148h 0158h 0158h 0168h 0168h 0168h 018h 018h 018h 018h 018h 018h 018h 01				
0193h 0195h 0195h 0197h 0198h 0197h 0198h 0199h 0198h 0140h 0140h 0141h 0142h 0143h 0148h 0158h 0158h 0168h 018h 018h 018h 018h 018h 018h 018h 01	0191h			
0194h 0195h 0197h 0198h 0197h 0198h 0199h 0199h 0199h 0199h 019bh 019bh 019bh 019bh 014bh				
0195h (197h 0197h (197h) 0198h (198h) 0199h (19Ah) 0198h (19Bh) 019Ch (19Ch) 019Dh (19Dh) 019Eh (19Fh) 0140h (19Fh) 01A0h (10Ah) 01A1h (10Ah) 01A2h (10Ah) 01A3h (10Ah) 01A4h (10Ah) 01A4h (10Ah) 01A6h (10Ah) 01A7h (10Ah) 01A8h (10Ah) 01A9h (10Ah) 01A0h (10Ah) 01A2h (10Ah)				
0198h 0198h 0199h 0199h 0199h 0199h 0199h 0199h 019Bh 019Dh 019Eh 019Fh 0140h 01A1h 01A2h 01A3h 01A3h 01A4h 01A5h 01A5h 01A6h 01A7h 01A8h 01A7h 01A8h 01A9h 01B9h				
0197h 0198h 0199h 019Ah 019Bh 019Ch 019Ch 019Ch 019Eh 019Eh 0140h 01A0h 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A5h 01A7h 01A8h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ABh 01ACh 01ADh 01AFh 01AFh 01B1h 01B1h 01B2h Flash Memory Control Register 4 01B3h Flash Memory Control Register 1 FMR1 01B8h 01B8h 01B8h FMR0 00000001b 01B8h 01B8h 01B8h 01B8h 01B0h 0000001b 01B8h 01B0h 0000001b 01B8h 01B0h 0000001b				
0198h 0199h 0199h 0199h 0199h 019Ph 019Dh 019Ph 019Ph 019Ph 010Ph				
0199h 0198h 019Bh 019Ch 019Dh 019Eh 019Fh 014Ph 01A0h 01A1h 01A2h 01A3h 01A3h 01A3h 01A3h 01A3h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ABh 01ACh 01AFh 01Bh 01Bh 01Bh Flash Memory Control Register 4 01Bh Flash Memory Control Register 1 01Bh Flash Memory Control Register 0 01Bh 01Bh 01Bh Flash Memory Control Register 0 01Bh Flash Memory Control Register 0 01Bh Flash Memory Control Register 0 01Bh 00000001b 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh	019/11			
0198h 0100h 0131h 0100h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A9h 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01B1h 01B1h 01B5h Flash Memory Control Register 4 FMR4 01B6h				
019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A0h 01A1h 01A2h 01A3h 01A3h 01A6h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01BBh				
019Ch	019AII			
019Dh				
019Eh 019Fh 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A6h 01A8h 01A7h 01A8h 01A9h 01A8h 01A8h 01AAh 01ABh 01ACh 01ADh 01ACh 01ADh 01AEh 01AEh 01ABh 01Bh 01Bh 01Bh				
019Fh 01A0h 01A0h 01A1h 01A2h 01A3h 01A4h 01A6h 01A6h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ABh 01Bh 01ACh 01Bh 01Bh 01BSh Flash Memory Control Register 1 01BSh	019Dh			
01A0h 01A1h 01A2h 01A3h 01A3h 01A6h 01A6h 01A6h 01A6h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ACh 01ACh 01AEh 01AEh 01B6h 01B6h 01B3h Flash Memory Control Register 4 01B3h 01B3h Flash Memory Control Register 1 FMR1 1000000xb 01B3h 01B3h 01B3h Flash Memory Control Register 0 FMR0 0000001b 01B3h				
01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A7h 01A8h 01A8h 01A8h 01AAh 01ABh 01ACh 01ADh 01AEh 01AEh 01B0h 01B0h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B8h 01B8h 01B8h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B8h 01B8h 01B8h 01BBh 01BBh 01BBh 01BBh 01BCh 01BDh 01BCh 01BCh 01BDh 01BCh 01BCh 01BCh				
01A2h 01A3h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A8h 01A9h 01AAh 01A8h 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01AFh 01B0h 01B0h 01B1h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B3h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B8h 01BCh 01BCh 01BCh 01BCh	01A0h			
01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01AAh 01ABh 01AAh 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01AEh 01B1h 01B2h 01B3h Flash Memory Control Register 4 01B3h 01B3h Flash Memory Control Register 1 FMR1 01B3h	01A1h			
0145h 01A6h 01A7h 01A8h 01A8h 01A9h 01AAh 01ABh 01AAh 01ABh 01ACh 01ACh 01ACh 01AFH 01Bh 01Bh 01BSh 01BSh Flash Memory Control Register 4 01BSh	01A2h			
01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01BH 01BSh 01BSh Flash Memory Control Register 4 01BSh				
01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 01B6h 01B6h 01B6h 01B7h Flash Memory Control Register 0 FMR0 01B9h 01B9h 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh				
01A7h 01A8h				
01A8h 01A9h 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01BDh 01BSh				
01A9h 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01BAh 01BAh 01BBh 01BCh 01BDh 01BDh 01BBh 01BBh 01BBh 01BBh 01BBh				
01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01BAh 01BCh 01BCh 01BEh 01BEh	01A8h			
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B8h 01B8h 01BBh 01BCh 01BCh 01BEh				
01ACh 01ADh 01AEh	01AAh			
01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01BAh 01BCh 01BDh 01BEh				
01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01BAh 01BCh 01BDh 01BEh				
01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BDh 01BCh 01BC				
0180h 0181h 0182h 0183h 0183h Flash Memory Control Register 4 FMR4 01000000b 0184h 0185h Flash Memory Control Register 1 FMR1 1000000Xb 0186h 0187h Flash Memory Control Register 0 FMR0 00000001b 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Dh 018Eh 018Dh 018Bh 018Eh 018Bh 018Dh	01AEh			
01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 10000000xb 01B6h FMR1 10000000xb 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 00000001b 01BAh 01BCh 01BCh 01BDh 01BCh 01BDh 01BEh 01BEh 01BCh				
01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BBh 01BCh 01BDh 01BDh 01BBh 01BBh 01BBh 0				
01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BDh 01BBh 01BBh 01BBh				
01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BAh 01BBh 01BCh 01BDh 01BDh 01BCh 01BEh 01BCh 01BCh 01BCh 01BEh 01BCh 01BCh 01BCh	01B2h			-
01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BDh 01BEh 01BEh 01BBh 01BEh 01BBh 01BBh		Flash Memory Control Register 4	FMR4	01000000b
01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BBh 01BBh 01BCh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh	01B4h			
01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BBh 01BCh 01BDh 01BBh	01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B4h 01B4h 01B6h 01BBh 01BCh 01BCh 01BDh 01BBh 01BBh	01B6h			
01B9h 01BAh 01BBh 01BCh 01BDh 01BEh	01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B9h 01BAh 01BBh 01BCh 01BDh 01BEh	01B8h			
01BAh 01BBh 01BCh 01BDh 01BBh	01B9h			
01BBh 01BCh 01BDh 01BEh	01BAh			
01BCh	01BBh			
01BDh	01BCh			
01BEh	01BDh			
01BFh	01BEh			
	01BFh			
	<u> </u>	I .	<u> </u>	<u> </u>

FFFFh X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

Option Function Select Register

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.


OFS

(Note 2)

Table 5.9	Power-on Reset Circuit.	Voltage Monitor 0 Reset Electrical Characteristics (3)
		Total go mornior o modern Endouncem on an action control

Symbol	Parameter	Condition	Standard			Unit	
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic	
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V	
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V	
trth	External power Vcc rise gradient(2)		20	_	_	mV/msec	

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.

 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Reset Circuit Electrical Characteristics Figure 5.3

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Ullit
fOCO40M	High-speed on-chip oscillator frequency	Vcc = 4.75 to 5.25 V	39.2	40	40.8	MHz
	temperature • supply voltage dependence	$0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 to 5.5 V	38.8	40	41.2	MHz
		-20 °C $\leq T_{opr} \leq 85$ °C(2)				
		Vcc = 3.0 to 5.5 V	38.4	40	41.6	MHz
		-40 °C \leq Topr \leq 85°C ⁽²⁾				
		Vcc = 2.7 to 5.5 V	38	40	42	MHz
		-20 °C \leq Topr \leq 85°C ⁽²⁾				
		Vcc = 2.7 to 5.5 V	37.6	40	42.4	MHz
		-40 °C \leq Topr \leq 85°C(2)				
		Vcc = 2.2 to 5.5 V	35.2	40	44.8	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(3)}$				
		Vcc = 2.2 to 5.5 V	34	40	46	MHz
		-40 °C \leq Topr \leq 85°C(3)				
		$Vcc = 5.0 V \pm 10\%$	38.8	40	40.8	MHz
		$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		$Vcc = 5.0 V \pm 10\%$	38.4	40	40.8	MHz
		-40 °C \leq Topr \leq 85°C(2)				
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to	Vcc = 3.0 to 5.5 V	-3%	-	3%	%
	FRA1 register ⁽⁴⁾	-20 °C \leq Topr \leq 85°C				
_	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
-	Oscillation frequency adjustment unit of high-	Adjust FRA1 register	_	+0.3	_	MHz
	speed on-chip oscillator	(value after reset) to -1				
	Oscillation stability time			10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	_	μА

- 1. Vcc = 2.2 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.
- 3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Doromotor	Condition		Unit			
Symbol Parameter		Condition	Min.	Тур.	Max.	Unit	
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz	
_	Oscillation stability time		-	10	100	μS	
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μА	

NOTE:

1. Vcc = 2.2 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	r alametel	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		=	-	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.






Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

Table 5.14	Timing Requirements of I ² C bus Interface ⁽¹⁾
I GIO OI I I	rinning requirements of r o bus interruce.

Symbol	Parameter	Condition	Standard			Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 ⁽²⁾	=	-	ns
t sf	SCL, SDA input fall time		-	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns
tstop	Stop condition input setup time		3tcyc(2)	=	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
tsdah	Data input hold time		0	_	-	ns

- 1. Vcc = 2.2 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.17 Electrical Characteristics (3) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Comple ed	Donomoton		Condition		Standard	b	I lait
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	75	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4.0	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	=	μА

Table 5.20 Serial Interface

Symbol	Parameter	Stan	Standard		
Symbol	Falanetei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	=	ns	
tW(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	=	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit	
Symbol	, <u> </u>	Min.	Max.	Offic	
tW(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns	
tW(INL)	INTi input "L" width	250 ⁽²⁾	ı	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.26 Serial Interface

Symbol	Parameter	Standard		Unit	
Symbol	raidilletei	Min.	Max	Offic	
tc(CK)	CLK0 input cycle time	300	=	ns	
tw(ckh)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.27 External Interrupt \overline{INTi} (i = 0, 1, 3) Input

Symbol	Parameter	Standard		Unit	
Symbol	Faianielei	Min.	Max.	Offic	
tw(INH)	INTi input "H" width	380(1)	_	ns	
tw(INL)	INTi input "L" width	380(2)	_	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the NTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)


Symbol	Parameter	Conditions		Stand	dard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max. - 400 9 - 97 + CPU clock × 6 cycles - 3 + CPU clock × 4 cycles 5.5 5.5 85(8) -	Unit
=	Program/erase endurance ⁽²⁾		10,000(3)	-	=	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-		μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-		μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		-40	-	85(8)	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. 125°C for K version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.41	Power-on Reset Circuit.	Voltage Monitor 1 Reset Electrical Characteristics ⁽³⁾
		Total go mornion i recour = room com com actorionico

Symbol	Darameter	Parameter Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	_	Vdet1	V
trth	External power Vcc rise gradient	Vcc ≤ 3.6 V	20(2)	-	_	mV/msec
		Vcc > 3.6 V	20(2)	=	2,000	mV/msec

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{por2} \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 125°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>



- 1. When using the voltage monitor 1 digital filter, ensure VCC is 2.0 V or higher during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. V_{det1} indicates the voltage detection level of the voltage detection 1 circuit. Refer to **6. Voltage Detection** Circuit of Hardware Manual for details.

Figure 5.22 Reset Circuit Electrical Characteristics

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 to 5.25 V $0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 125°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C \leq Topr \leq 125°C ⁽²⁾	37.6	40	42.4	MHz
_	Value in FRA1 register after reset		08h	-	F7h	_
=	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	=	+0.3	=	MHz
_	Oscillation stability time			10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C		400	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter Condition			Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	OTIIL
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
=	Oscillation stability time		=	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	15	1	μА

NOTE:

Table 5.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μ\$
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

^{1.} Vcc = 2.7 to 5.5 V, Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

Symbol	Parameter	Stan	Unit	
	raidilletei		Max.	Offic
tc(CK)	CLK0 input cycle time	200	=	ns
tw(ckh)	CLK0 input "H" width	100	-	ns
tW(CKL)	CLK0 input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1




Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	raiailletei	Min.	Max.	Offic	
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns	
tw(INL)	INTi input "L" width	250(2)	=	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.30 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.54 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	i alametei		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	I	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	I	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	I	130	300	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	ı	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	1	1.1	_	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	3.8	_	μА

REVISION HISTORY

R8C/28 Group, R8C/29 Group Datasheet

Day	Dete		Description		
Rev.	Date	Page	Summary		
0.10	Nov 14, 2005	_	First Edition issued		
0.30	Feb 28, 2006	all pages	"J, K version" added		
		1	1.1 Applications revised		
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised		
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised		
		4	Figure 1.1 Block Diagram; NOTE3 added		
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised		
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised		
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added		
		8	Table 1.5 Pin Functions revised		
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" \rightarrow "XOUT/XCOUT", "XIN" \rightarrow "XIN/XCIN" revised and NOTE2 added		
		13	Figure 3.1 Memory Map of R8C/28 Group; "R5F21284JSP, R5F21284KSP" added		
		14	Figure 3.2 Memory Map of R8C/29 Group; "R5F21294JSP, R5F21294KSP" added		
		15	Table 4.1 SFR Information (1); NOTE6 added		
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" symbol name revised		
		22 to 66	5. Electrical Characteristics added		
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised		
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised		
		15	Table 4.1 SFR Information (1);		
			- 0032h, 0036h, 0038h revised		
		40	- NOTES 2 to 6 revised and NOTES 7 to 8 added		
0.50	A 07 0000	19	Table 4.5 SFR Information (5); NOTE2 added		
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised		
4.00	Nov. 00, 2002	46	Table 5.35; System clock Conditions: revised		
1.00	Nov 08, 2006	All pages			
		1	1 "J and K versions are under developmentnotice." added		
		2	Table 1.1 revised Table 1.2 revised		
		3 4			
		5	Figure 1.1 revised Table 1.3 revised		
		6	Table 1.4 revised		