



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21296jsp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	ROM	Capacity	RAM			
Type No.	Program ROM	Data flash	Capacity	Package Type	Re	marks
R5F21292SNSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A	N version	
R5F21294SNSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A		
R5F21292SDSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A	D version	
R5F21294SDSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A		
R5F21294JSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A	J version	
R5F21296JSP	32 Kbytes	1 Kbyte x 2	1.5 Kbyte	PLSP0020JB-A		
R5F21294KSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A	K version	
R5F21296KSP	32 Kbytes	1 Kbyte x 2	1.5 Kbyte	PLSP0020JB-A		
R5F21292SNXXXSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A	N version	Factory
R5F21294SNXXXSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A		programming
R5F21292SDXXXSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A	D version	product ⁽¹⁾
R5F21294SDXXXSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A		
R5F21294JXXXSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A	J version	-
R5F21296JXXXSP	32 Kbytes	1 Kbyte x 2	1.5 Kbyte	PLSP0020JB-A	1	
R5F21294KXXXSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A	K version]
R5F21296KXXXSP	32 Kbytes	1 Kbyte x 2	1.5 Kbyte	PLSP0020JB-A		

Table 1.4 Product Information for R8C/29 Group

Current of Sep. 2008

NOTE:

1. The user ROM is programmed before shipment.



Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group

RENESAS

1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN8 to AN11	I	Analog input pins to A/D converter
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	1	Input-only ports
· Input O: Outr			input only porto

I: Input O: Output I/O:

I/O: Input and output



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





RENESAS

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/28 Group

Figure 3.1 is a Memory Map of R8C/28 Group. The R8C/28 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.







3.2 R8C/29 Group

Figure 3.2 is a Memory Map of R8C/29 Group. The R8C/29 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMADO	00h
0011h		-	00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b ⁽²⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			
0027h		1	
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 ⁽³⁾	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾	FRA7	When shipping
002Dh			
002Dh			
002Eh			

Table 4.1 SFR Information (1)⁽¹⁾

X: Undefined NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The CSPROINI bit in the OFS register is set to 0.

3. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.2SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 ⁽²⁾	VCA1	00001000b
0032h	Voltage Detection Register 2 ⁽²⁾	VCA2	N, D version 00h ⁽³⁾
			0010000b ⁽⁴
			 J, K version 00h⁽⁷⁾
			0100000b ⁽⁸
0033h			
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register ⁽⁵⁾	VW1C	• N, D version 00001000b
			• J, K version 0000X000b(7
			0100X001b ⁽⁸
0037h	Voltage Monitor 2 Circuit Control Register ⁽⁵⁾	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register ⁽⁶⁾	VW0C	0000X000b ⁽³⁾
			0100X001b ⁽⁴⁾
0039h			
	1	I	I
003Fh			
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h 0056h	Timer PA Interrupt Control Pacietor		XXXXX000F
0056h 0057h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h 0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0058h 0059h	INT1 Interrupt Control Register	INT1IC	XXXXX000b
0059h	INT3 Interrupt Control Register	INTIC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
300011			I
006Fh			
0070h			

007Fh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.

3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.

4. Power-on reset, voltage monitor 0 reset, or the LVD0ON bit in the OFS register is set to 0 and hardware reset.

5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.

(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.

6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) These regions are reserved. Do not access locations in these regions.

7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.

8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.

9. Selected by the IICSEL bit in the PMR register.



Offsin Other Other Other 0181h Image: Control of the second seco	Address	Register	Symbol	After reset
0181h				
0182h				
0183h	0182h			
0184h				
0186h	0184h			
0198h	0185h			
0187h	0186h			
0188h				
0188h	0188h			
018Ah	0189h			
0188h	018Ah			
0180h	018Bh			
018bh	018Ch			
018Eh				
018h	018Eh			
0190h	018Fh			
0191h	0190h			
0192h	0191h			
0193h	0192h			
0194h Image: Constraint of the second seco				
0195h				
0196h	0195h			
0197h	0196h			
0198h	0197h			
0199h	0198h			
019Ah	0199h			
019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A3h 01A3h 01A6h 01A8h 014Ch <td< td=""><td>0194h</td><td></td><td></td><td></td></td<>	0194h			
019Ch 019Dh 019Fh 01A0h 01A0h 01A0h 01A1h 01A2h 01A3h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h				
019Dh	019Ch			
019Fh	019Dh			
019Fh	019Eh			
01A0h				
01A1h				
01A2h 01A3h 01A3h 01A3h 01A5h 01A5h 01A6h 01A7h 01A8h 01ACh 01AFh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 1 <	01A1h			
01A3h - - 01A4h - - 01A5h - - 01A6h - - 01A7h - - 01A7h - - 01A8h - - 01A8h - - 01A9h - - 01A9h - - 01A8h - - 01B4h - - 01B5h Flash Memory Control Register 4 FMR4 01000000b 01B6h -	01A2h			
01A4h	01A2h			
01A5h	01A31			
01A6h				
01A7h				
01A8h				
01A9h Image: Constraint of the second s	01470			
01Ah Image: Control Register 1 Image: Control Register 0 Image: Control Register 0 01B8h Image: Control Register 0 FMR0 0000001b 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh Image: Control Register 0 Image: Control Register 0 Image: Control Register 0 018Bh	01A80			
01ABh	01A90			
01ACh	01AAN			
01ADh Instant Instant 01AEh Instant Instant 01AFh Instant Instant 01B0h Instant Instant 01B0h Instant Instant 01B1h Instant Instant 01B2h Instant Instant 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h Instant Instant Instant 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instant Instant Instant 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h Instant Instant Instant 01B8h I				
01AEh	UIACh			
01AFh				
01B0h Instrument Instrument 01B1h Instrument Instrument 01B2h Instrument Instrument 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Instrument FMR0 00000001b 01B8h Instrument Instrument Instrument 01BBh Instrument Instrument Instrument 01BBh Instrument Instrument Instrument 01BDh Instrument Instrum	UTAEN			
01B1h	UTAFh			
01B2h Flash Memory Control Register 4 FMR4 0100000b 01B3h Flash Memory Control Register 4 FMR4 0100000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h FMR0 00000001b 01B8h FMR0 00000001b 01B9h FMR0 FMR0 01B8h FMR0				
01B3h Flash Memory Control Register 4 FMR4 0100000b 01B4h				
01B4h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h			51454	04000000
01B5h Flash Memory Control Register 1 FMR1 100000Xb 01B6h		Fiash Memory Control Register 4	FIMR4	d000000
01B6h Flash Memory Control Register 0 FMR0 0000001b 01B7h Flash Memory Control Register 0 FMR0 0000001b 01B8h 01B9h 01B8h 01B8h 01BBh 01BBch 01BDh 01BBh	01B4h	Flash Manager Organized Dawiston 4	EMD4	40000001/6
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h	01B5h	Flash Memory Control Register 1	FMR1	1000000XD
01B8h	01B6h		EMD.	000000041
01B9h	01B7h	Flash Memory Control Register 0	FMR0	0000001b
01BAh	01B8h			
01BBh	01B9h			
01BCh 01BDh 01BEh 01BEh	01BAh			
01BDh 01BEh 01	01BBh			
01BEh	01BCh			
01BEh 01BFh 01BFh	01BDh			
01BFh	01BEh			
	01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

Cumbal	Parameter	Conditions		Linit		
Symbol	Parameter	Conditions	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Unit		
-	Program/erase endurance ⁽²⁾	R8C/28 Group	100 ⁽³⁾	-	-	times
		R8C/29 Group	1,000(3)	-	-	times
-	Byte program time		-	50	400	μS
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-		μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		-	-		μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	_	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

Table 5.4	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	I	Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μs

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Unit
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient ⁽²⁾		20	-	_	mV/msec

Table 5.9	Power-on Reset Circuit.	Voltage Monitor 0 Reset	Electrical Characteristics ⁽³⁾

1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc \ge 1.0 V.

- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>





Symbol	Parameter	Condition		Standard		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	$\label{eq:VCC} \begin{array}{l} \mbox{Vcc} = 4.75 \mbox{ to } 5.25 \mbox{ V} \\ \mbox{0}^{\circ}\mbox{C} \leq \mbox{Topr} \leq 60^{\circ}\mbox{C}^{(2)} \end{array}$	39.2	40	40.8	MHz
		$\label{eq:Vcc} \begin{array}{l} Vcc = 3.0 \ to \ 5.5 \ V \\ -20^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)} \end{array}$	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C ≤ Topr ≤ 85°C ⁽²⁾	37.6	40	42.4	MHz
		V_{CC} = 2.2 to 5.5 V -20°C \leq Topr \leq 85°C ⁽³⁾	35.2	40	44.8	MHz
		Vcc = 2.2 to 5.5 V -40°C \leq Topr \leq 85°C ⁽³⁾	34	40	46	MHz
		$V_{CC} = 5.0 V \pm 10\%$ -20°C $\leq T_{OPT} \leq 85°C^{(2)}$	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C $\leq Topr \leq 85°C^{(2)}$	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	Vcc = 3.0 to 5.5 V -20°C ≤ Topr ≤ 85°C	-3%	-	3%	%
-	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
-	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μA

Table 5.10	High-speed On-Chip Oscillator Circuit Electrical Characteristics
------------	--

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.

4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption at oscillation	VCC = 5.0 V , Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Parameter Condition		Standard			
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit	
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μS	
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS	

NOTES:

1. The measurement condition is Vcc = 2.2 to 5.5 V and $T_{opr} = 25^{\circ}C$.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.







RENESAS



Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.46 Timing Requirements of I ² C bus Inte	erface ⁽¹⁾
---	-----------------------

Symbol	Parameter	Condition	St	Standard			
Symbol	Parameter Con		Min.	Тур.	Max.		
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns	
t SCLH	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns	
tSCLL	SCL input "L" width		5tcyc + 500 ⁽²⁾	-	-	ns	
tsf	SCL, SDA input fall time		-	-	300	ns	
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc ⁽²⁾	ns	
t BUF	SDA input bus-free time		5tCYC ⁽²⁾	-	-	ns	
t STAH	Start condition input hold time		3tcyc ⁽²⁾	-	-	ns	
t STAS	Retransmit start condition input setup time		3tCYC ⁽²⁾	-	-	ns	
t STOP	Stop condition input setup time		3tCYC ⁽²⁾	-	-	ns	
tSDAS	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns	
t SDAH	Data input hold time		0	_	-	ns	

1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. 1tcyc = 1/f1(s)





Symbol	Do	rameter	Conditio	2	Standard			Unit
Symbol	Fai	ameter	Condition		Min.	Тур.	Max.	Onit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except XOUT	IOL = 5 mA	•	-	-	2.0	V
			IoL = 200 μA		-	_	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	_	2.0	V
Vt+-Vt-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5V		-	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	-	MΩ
VRAM	RAM hold voltage	1	During stop mode		2.0	-	-	V

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V]

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.48Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Falaillelei			Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	-	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μA
		Stop mode	XIN clock off, Topr = 25° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μA
			XIN clock off, Topr = 85° C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μA
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	4.0	_	μA



REVISION HISTORY

R8C/28 Group, R8C/29 Group Datasheet

Rev.	Data		Description
Rev.	Date	Page	Summary
1.10	May 17, 2007	13	Figure 3.1 revised
		14	Figure 3.2 revised
		18	Table 4.4 NOTE2 added
		28	Table 20.10 revised
		51	Table 20.39 NOTE4 added
		53	Table 20.42 revised
1.20a	Jun 11, 2007	1	1 "J and K versions are under development. Specifications may be changed without prior notice." deleted
		5, 6	Table 1.3 and Table 1.4 "(D): Under development" and NOTE1 deleted
		47	5.2 "J and K versions are under development. Specifications may be changed without prior notice." deleted
2.00	Mar 14, 2008	5	Table 1.3, Figure 1.2 revised
		6	Table 1.4, Figure 1.3 revised
		13, 14	Figure 3.1, Figure 3.2 revised
		15	Table 4.1 "002Ch" added
		16	Table 4.2 "0036h"; J, K version "0100X000b" \rightarrow "0100X001b"
		22, 47	Table 5.2, Table 5.35; NOTE2 revised
		28	Table 5.10 revised, NOTE4 added
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E
		24, 49	Table 5.4, Table 5.37 NOTE2, NOTE4 revised
		25, 50	Table 5.5, Table 5.38 NOTE2, NOTE5 revised
		51	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added
			Table 5.40 revised
		52	Table 5.41 revised Figure 5.22 revised

All trademarks and registered trademarks are the property of their respective owners.