

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21296ksp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



SFR Information (4)⁽¹⁾ Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
	AD Register	AD	
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			<u> </u>
00D3h	A/D Control Register 2	ADCON2	00h
00D4H	77D CONTROL NEGISTER 2	ADOUNZ	3011
	A/D 0	ADOONS	001
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	D (D)		1001
00E1h	Port P1 Register	P1	00h
00E2h			
00E3h	Port P1 Direction Register	PD1	00h
00E4h			
00E5h	Port P3 Register	P3	00h
00E6h	•		
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	1 of the gister	1 7	0011
00EAh	Port P4 Direction Register	PD4	00h
	Fort P4 Direction Register	FD4	0011
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
22521			+
00F3h			
00F4h	Die Coloot Devictor 4	DINODA	001-
00F5h	Pin Select Register 1	PINSR1	00h
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
001 DII	Port P1 Drive Capacity Control Register ⁽²⁾	P1DRR	00h
. UUF-P		ILINKK	1 1 2 2 1 1
00FEh 00FFh	1 of the Drive Capacity Control Register		00.1

X: Undefined

The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)⁽¹⁾

0180h	Address	Register	Symbol	After reset
0182h 0184h 0184h 0185h 0186h 0186h 0186h 0188h 018h 01	0180h		-,	
0182h 0184h 0184h 0185h 0186h 0186h 0186h 0188h 018h 01	0181h			
0183h 0186h 0186h 0186h 0186h 0186h 0186h 0188h 018h 01	0182h			
0188h 0186h 0186h 0188h 0199h 0199h 0191h 0199h 0191h 0198h	0183h			
0186h 0188h 0188h 018Ah 018Ah 018Ah 018Ch 019Ch	0184h			
0187h 0188h 0186h 0187h 0187h 0187h 0197h	0185h			
0188h	0186h			
0189h 0188h 0188h 0188h 018Ch 018Ch 018Ch 018Ch 018Fh 018Fh 018Fh 019Fh 019Jh 01Jh 01Jh 01Jh 01Jh 01Jh 01Jh 01Jh 01	0187h			
018Ah 018Ch 018Ch 018Ch 018Eh 018Eh 019Ch 019Ch 019Dh 019Dh 019Dh 019Sh 019Ah 019Ah 019Ah 019Ah 019Ah 019Bh 019Bh 019Bh 019Bh 019Ah 019Ah 019Ch	0188h			
018Bh 018Ch 018Ch 018Fh 018Fh 019Fh 0191h 0191h 0191h 0193h 0195h 0196h 0197h 0198h 011Abh 01Abh				
018Ch	018Ah			
018Dh 018Fh 018Fh 0190h 0191h 0191h 0192h 0193h 0193h 0195h 0195h 0196h 0197h 0198h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 019Ph 019Ph 019Ph 019Ph 019Ph 0110h 019Ch 019Ph 0110h 0110h 0110h 0111h 011A3h 011A3h 011A3h 011A5h 011A5h 011A5h 011A5h 011A5h 011A5h 011A5h 011A5h 011A7h 011A5h 011A7h 011A5h 011A7h 011A8h 011A9h 011A9h 011A9h 011A9h 011A9h 011A9h 011APh 01APh 0	018Bh			
018Eh 019Dh 019Dh 019Dh 019L 019Zh 019Zh 019Sh 01ASh 0				
018Ph 019th 019th 019th 019th 019sh 01sh 01sh 01sh 01sh 01sh 01sh 01sh 01				
0190h				
0191h 0 0193h 0 0194h 0 0195h 0 0197h 0 0198h 0 0199h 0 0199h 0 0190h 0 0142h 0 0142h 0 0143h 0 0148h 0 0148h 0 0142h 0 0142h 0 0142h 0 0142h				
0192h 0193h 0194h 0195h 0196h 0197h 0198h 0199h 0191h 0190h 0191h 0190h 0191h 010h 010				
0193h 0 0195h 0 0196h 0 0197h 0 0198h 0 0199h 0 0198h 0 0198h 0 019ch 0 019ch 0 019eh 0 0140h 0 0141h 0 0142h 0 0142h 0 0143h 0 0144h 0 0148h 0 018h 0 018h 0 018h 0 018h 0 018h	0191h			
0194h 0195h 0196h 0197h 0198h 0199h 0199h 0199h 0199h 0199h 0199h 019Ph 019Ph 019Ph 019Ph 010Ph				
0195h 0197h 0197h 0198h 0199h 0199h 019Ah 019Bh 019Ah 019Bh 019Ch 019Bh 019Ch 019Bh 019Ch 019Bh 010Ch 019Eh 01Adh				
0196h 0197h 0198h 0199h 0199h 0199h 0190h 0190h 0190h 0190h 0190h 019Fh 0101h 01A1h 01A2h 01A3h 01A3h 01A4h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01B9h	0194h			
0197h 0198h 0199h 019Ah 019Ah 019Bh 019Ch 019Bh 019Eh 019Eh 010Fh 01A0h 01A0h 01A1h 01A3h 01A3h 01A3h 01A5h 01A5h 01A6h 01A7h 01A8h 01A7h 01A8h 01A7h 01A8h 01AAh 01A6h 01A9h 01A9h 01A9h 01A1Ah 01A9h 01A1Ah 01A9h 01A1Ah 01A8h 01A9h 01A1Ah 01A8h 01B8h				
0198h 0199h 0199h 0199h 0199h 0199h 0190h 0190h 019Fh 010h 010h 01A1h 01A1h 01A2h 01A3h 01A4h 01A3h 01A4h 01A8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h				
0199h 0198h 019Bh 019Ch 019Dh 019Eh 019Fh 019Fh 01A0h 01A1h 01A1h 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A7h 01A8h 01A7h 01A8h 01A8h 01AAh 01AAh 01AAh 01AAh 01ACh 01ACh 01ACh 01APh 01Bh 01Bh 01Bh 01Bh 01Bh Flash Memory Control Register 4 01Bh 01Bh 01Bh	0197h			
019Ah 019Bh 019Ch 019Dh 019Fh 019Fh 01Ah 01Ah 01Ah 01Alh 01A				
019Bh 019Ch 019Dh 019Eh 019Fh 014Bh 01A0h 01A1h 01A2h 01A2h 01A3h 01A4h 01A6h 01A6h 01A7h 01A8h 01A8h 01A9h 01ABh 01ABh 01ACh 01ACh 01ACh 01ACh 01AFh 01Bh 01B1h 01B1h 01B2h Flash Memory Control Register 4 01B6h Flash Memory Control Register 1 01B8h 01B8h 01B8h <td< td=""><td></td><td></td><td></td><td></td></td<>				
019Ch	019An			
019Dh 019Eh 019Fh 01A0h 01A0h 01A1h 01A2h 01A3h 01A3h 01A8h 01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01BBh				
019Eh 019Fh 019Fh 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ABh 01ABh 01ABh 01BBh				
019Fh 01A0h 01A0h 01A1h 01A2h 01A3h 01A4h 01A6h 01A6h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ABh 01Bh 01ACh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01B	019Dh			
01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A6h 01A6h 01A6h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01B1h 01B6h 01B1h 01B3h Flash Memory Control Register 1 01B3h 01B3h Flash Memory Control Register 0 FMR0 01B3h 01B3h 01B3h Flash Memory Control Register 0 FMR0 0000001b 01B3h 01B3h 01B3h Flash Memory Control Register 0 FMR0 0000001b 01B3h				
01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A8h 01A8h 01AAh 01A8h 01AAh 01ABh 01ABh 01ACh 01ABh 01ACh 01ABh 01BBh				
01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01AAh 01ABh 01ABh 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01Bh 01Bh 01BSh	01A0n			
01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ADh 01ACh 01ABh 01AEh 01AFh 01B1h 01B2h 01B3h Flash Memory Control Register 4 01B6h 01B6h 01B6h 01B7h 01B8h				
0145h 01A6h 01A7h 01A8h 01A8h 01A9h 01AAh 01ABh 01AAh 01ABh 01AACh 01ACh 01ACh 01AFH 01BCh 01BSh	01A2H			
01A5h 01A6h 01A7h 01A8h 01A9h 01A9h 01ABh 01ACh 01ADh 01AEh 01AFh 01BFh 01BSh Flash Memory Control Register 4 01BSh				
01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 01B6h 01B6h 01B7h 01B6h 01B8h 01B8h 01B9h 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh				
01A7h 01A8h <				
01A8h 01A9h				
01A9h 01AAh 01ABh	01/(/II			
01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 01B7h Flash Memory Control Register 0 FMR0 01B8h 01B8h 01BBh 01BDh 01Bbh 01Bbh	01/(0)1			
01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 01B6h 01B8h 01B9h 01BAh 01BCh 01BCh 01BEh				
01ACh 01ADh 01AEh 01AFh 01AFh 01B0h 01B1h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h FIash Memory Control Register 1 FMR1 1000000Xb 01B5h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BCh 01BCh 01BDh 01BDh 01BBh 01BEh 01BBh 01BDh 01BBh 01BEh 01BBh 01BCh 01BBh 01BEh 01BCh 01BCh 01BCh	01/VIII			
01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01BAh 01BCh 01BDh 01BEh 01BEh 01BEh				
01AEh 01AFh 01B0h 01B1h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B8h 01B8h 01BBh 01BCh 01BDh 01BDh 01BDh 01BEh 01BEh 01BDh 01BBh 01BEh 01BBh 01BBh 01BBh				
01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 01B4h 01B5h Flash Memory Control Register 1 01B6h FMR1 01B7h Flash Memory Control Register 0 01B8h FMR0 01B9h 00000001b 01BAh 00000001b 01BBh 0000001b 01BCh 00000001b 01BCh 00000001b 01BCh 00000001b 01BCh 00000001b 01BCh 00000001b 01BCh 000000001b 01BCh 000000000000000000000000000000000000	01AEh			
0180h 0181h 0182h 0182h 0183h Flash Memory Control Register 4 FMR4 01000000b 0184h 0185h Flash Memory Control Register 1 FMR1 1000000Xb 0186h 0187h Flash Memory Control Register 0 FMR0 00000001b 0188h 0189h 018Ah 018Ah 018Bh 01BCh 01BCh 01BDh 01BCh 01BDh 01BCh 01BCh 01BEh 01BEh 01BEh 01BEh	01AFh			
01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 00000001b 00000001b 01BAh 01BCh 00000001b 01BCh 01BDh 000000000000000000000000000000000000				
01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 601B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01B9h 01B8h 01BBh 01BCh 01BDh 01BDh 01BBh 01BBh 01BBh 01BBh	01B1h			
01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BAh 01BAh 01BCh 01BCh 01BDh 01BBh 01BCh 01BBh 01BCh 01BCh 01BEh 01BCh 01BCh				
01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B3h 01B3h 01B3h 01BBh 01BCh 01BCh 01BCh 01BCh 01BDh 01BCh		Flash Memory Control Register 4	FMR4	01000000b
01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BBh 01BCh 01BDh 01BDh 01BDh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh 01BBh	01B4h			
01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BAh 01BBh 01BCh 01BCh 01BDh 01BBh 01BBh 01BBh <	01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BCh 01BCh 01BCh 01BEh 01BCh 01BCh	01B6h			
01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh	01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B9h 01BAh 01BCh 01BDh 01BEh	01B8h			
01BAh 01BBh 01BCh 01BDh 01BDh	01B9h			
01BBh 01BCh 01BDh 01BEh	01BAh			
01BCh	01BBh			
01BDh 01BEh	01BCh			
01BEh	01BDh			
01BFh	01BEh			
	01BFh			

FFFFh X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.

Option Function Select Register

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)

Table 5.3	A/D Converter	Characteristics
-----------	---------------	-----------------

Symbol	Parameter		Conditions	Standard			Unit
Symbol		raiametei	Conditions	Min.	Тур.	Max.	Offic
-	Resolution		Vref = AVCC	=	-	10	Bits
-	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	=	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	=	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	=	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	-	5	MHz

- 1. AVCC = 2.2 to 5.5 V at $T_{OPT} = -20$ to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P1, P3, and P4 Timing Measurement Circuit

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Faranietei	Conditions	Min. Typ. M		Max.	Offic
=	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		-	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97 + CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	=	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	=	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 **Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Syllibol	Falantetei	Condition	Min.	Тур.	3 2.4	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	-	-	V

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Doromotor	Condition		1.1:4		
Syllibol	Farameter	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Offic			
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Doromotor	Condition		l loit		
Symbol	Farameter	· · ·				
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	_	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		II	=	100	μS


- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \ \ \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{det2}.}$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.9	Power-on Reset Circuit.	Voltage Monitor 0 Reset Electrical Characteristics (3)
		Total go mornion o modern Endouncem on an action control

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if $Vcc \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if $-40^{\circ}C \le T_{opr} < -20^{\circ}C$.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.

 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Reset Circuit Electrical Characteristics Figure 5.3




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit	
(Vcc = 2.7 to 3 Single-chip mo output pins are	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	6	=	mA	
	other pins are Vss XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	1	2	_	mA			
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division		5	9	mA	
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	130	300	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	I	30	-	μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	70	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.8	-	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.0	-	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μА	

Table 5.28 Electrical Characteristics (5) [VCC = 2.2 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Para	imeter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	=	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		=	=	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	_	_	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IoL = 50 μA	-	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO			0.05	0.3	-	V
		RESET			0.05	0.15	-	V
Іін	Input "H" current	I.	VI = 2.2 V		=	_	4.0	μА
lıL	Input "L" current		VI = 0 V		_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			=	5	=	MΩ
RfXCIN	Feedback resistance	XCIN			_	35	_	ΜΩ
VRAM	RAM hold voltage		During stop mod	е	1.8	-	_	V

^{1.} Vcc = 2.2 V at $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 5 MHz, unless otherwise specified.

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.30 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	200	-	ns	
twh(xin)	XIN input "H" width		-	ns	
tWL(XIN)	XIN input "L" width		-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

Table 5.31 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	-	ns	
twh(traio)	TRAIO input "H" width	200	-	ns	
twl(traio)	TRAIO input "L" width	200	=	ns	





Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.41	Power-on Reset Circuit.	Voltage Monitor 1 Reset Electrical Characteristics ⁽³⁾
		Total go mornion i recour = room com com actorionico

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	_	Vdet1	V
trth	External power Vcc rise gradient	Vcc ≤ 3.6 V	20(2)	-	_	mV/msec
		Vcc > 3.6 V	20(2)	=	2,000	mV/msec

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if $V_{por2} \ge 1.0 \text{ V}$.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ}C \le T_{opr} \le 125^{\circ}C$, maintain tw(por1) for tw(p3,000 s or more if -40° C \leq Topr $< -20^{\circ}$ C.



- 1. When using the voltage monitor 1 digital filter, ensure VCC is 2.0 V or higher during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdet1 indicates the voltage detection level of the voltage detection 1 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Reset Circuit Electrical Characteristics Figure 5.22

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 to 5.25 V 0° C \leq Topr \leq 60°C(2)	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 125°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C \leq Topr \leq 125°C(2)	37.6	40	42.4	MHz
_	Value in FRA1 register after reset		08h	-	F7h	_
=	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	=	+0.3	=	MHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	$VCC = 5.0 \text{ V}, \text{ Topr} = 25^{\circ}\text{C}$	_	15	_	μА

NOTE:

Table 5.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	;	Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

^{1.} Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.




Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.46 Timing Requirements of I²C bus Interface⁽¹⁾

Symbol	Parameter	Condition	St	Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	=	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	=	=	ns
tscll	SCL input "L" width		5tcyc + 500 ⁽²⁾	=	-	ns
tsf	SCL, SDA input fall time		-	-	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	=	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	=	ns
tstop	Stop condition input setup time		3tcyc(2)	-	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	=	=	ns
tsdah	Data input hold time		0	_	-	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)





Figure 5.26 I/O Timing of I²C bus Interface

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/28 Group, R8C/29 Group Datasheet

_	Б. /		Description
Rev.	Date	Page	Summary
0.10	Nov 14, 2005	_	First Edition issued
0.30	Feb 28, 2006	all pages	"J, K version" added
		1	1.1 Applications revised
		2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		4	Figure 1.1 Block Diagram; NOTE3 added
		5	Table 1.3 Product Information for R8C/28 Group and Figure 1.2 Type Number, Memory Size, and Package of R8C/28 Group revised
		6	Table 1.4 Product Information for R8C/29 Group and Figure 1.3 Type Number, Memory Size, and Package of R8C/29 Group revised
		7	Figure 1.4 Pin Assignments (Top View); NOTE3 added
		8	Table 1.5 Pin Functions revised
		9	Table 1.6 Pin Name Information by Pin Number; "XOUT" \to "XOUT/XCOUT", "XIN" \to "XIN/XCIN" revised and NOTE2 added
		13	Figure 3.1 Memory Map of R8C/28 Group; "R5F21284JSP, R5F21284KSP" added
		14	Figure 3.2 Memory Map of R8C/29 Group; "R5F21294JSP, R5F21294KSP" added
		15	Table 4.1 SFR Information (1); NOTE6 added
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" symbol name revised
		22 to 66	5. Electrical Characteristics added
0.40	Mar 29, 2006	2	Table 1.1 Functions and Specifications for R8C/28 Group revised
		3	Table 1.2 Functions and Specifications for R8C/29 Group revised
		15	Table 4.1 SFR Information (1); - 0032h, 0036h, 0038h revised
			- NOTES 2 to 6 revised and NOTES 7 to 8 added
		19	Table 4.5 SFR Information (5); NOTE2 added
0.50	Apr 27, 2006	18	Table 4.4; 00FDh: revised
		46	Table 5.35; System clock Conditions: revised
1.00	Nov 08, 2006	All pages	"PRELIMINARY" deleted
		1	1 "J and K versions are under developmentnotice." added
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised

Rev.	Doto		Description
Nev.	Date	Page	Summary
1.00	Nov 08, 2006	15	Table 4.1; • "0000h to 003Fh" → "0000h to 002Fh" revised • 000Fh: "000XXXXXb" → "00X11111b" revised • 001Ch: "00h" → "00h, 10000000b" revised • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added • NOTE2 revised, NOTE3 added
		16	Table 4.2; "0040h to 007Fh" → "0030h to 007Fh" revised
		18	Table 4.4; 00E1h, 00E5h, 00E8h "XXh" → "00h" revised
		22	Table 5.2 revised
		23	Figure 5.1 figure title revised
		24	Table 5.4 revised
		25	Table 5.5 revised
		26	Figure 5.2 figure title revised and Table 5.7 NOTE4 added
		27	Table 5.9 revised, Figure 5.3 revised
		28	Table 5.10, Table 5.11revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	5.2 "J and K versions are under developmentnotice." added Table 5.34, Table 5.35 revised
		48	Table 5.36 revised, Figure 5.20 figure title revised
		51	Figure 5.21 figure title revised
		52	Table 5.41, Figure 5.22 revised
		53	Table 5.42, Table 5.43 revised
		59	Table 5.47 revised
		60	Table 5.48 revised
		63	Table 5.53 revised
		64	Table 5.54 revised
		67	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	May 17, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 and Figure 1.2 revised
		6	Table 1.4 and Figure 1.3 revised
		7	Figure 1.4 NOTE4 added

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the description of the such as the such and the procedure of the description of the such as the such and the procedure of the such and



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510