



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	12
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=s9s08sg16e1mtgr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter 3 Modes of Operation



## 5.6 Low-Voltage Detect (LVD) System

The MC9S08SG32 Series includes a system to protect against low voltage conditions in order to protect memory contents and control MCU system states during supply voltage variations. The system is comprised of a power-on reset (POR) circuit and a LVD circuit with trip voltages for warning and detection. The LVD circuit is enabled when LVDE in SPMSC1 is set to 1. The LVD is disabled upon entering any of the stop modes unless LVDSE is set in SPMSC1. If LVDSE and LVDE are both set, then the MCU cannot enter stop2, and the current consumption in stop3 with the LVD enabled will be higher.

## 5.6.1 Power-On Reset Operation

When power is initially applied to the MCU, or when the supply voltage drops below the power-on reset rearm voltage level,  $V_{POR}$ , the POR circuit will cause a reset condition. As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above the low voltage detection low threshold,  $V_{LVDL}$ . Both the POR bit and the LVD bit in SRS are set following a POR.

## 5.6.2 Low-Voltage Detection (LVD) Reset Operation

The LVD can be configured to generate a reset upon detection of a low voltage condition by setting LVDRE to 1. The low voltage detection threshold is determined by the LVDV bit. After an LVD reset has occurred, the LVD system will hold the MCU in reset until the supply voltage has risen above the low voltage detection threshold. The LVD bit in the SRS register is set following either an LVD reset or POR.

## 5.6.3 Low-Voltage Warning (LVW) Interrupt Operation

The LVD system has a low voltage warning flag to indicate to the user that the supply voltage is approaching the low voltage condition. When a low voltage warning condition is detected and is configured for interrupt operation (LVWIE set to 1), LVWF in SPMSC1 will be set and an LVW interrupt request will occur.

## 5.7 Reset, Interrupt, and System Control Registers and Control Bits

One 8-bit register in the direct page register space and eight 8-bit registers in the high-page register space are related to reset and interrupt systems.

Refer to Table 4-2 and Table 4-3 in Chapter 4, "Memory," of this data sheet for the absolute address assignments for all registers. This section refers to registers and control bits only by their names. A Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

Some control bits in the SOPT1 and SPMSC2 registers are related to modes of operation. Although brief descriptions of these bits are provided here, the related functions are discussed in greater detail in Chapter 3, "Modes of Operation."



Chapter 7 Central Processor Unit (S08CPUV3)



#### Figure 7-2. Condition Code Register

#### Table 7-1. CCR Register Field Descriptions

Field	Description
7 V	<ul> <li>Two's Complement Overflow Flag — The CPU sets the overflow flag when a two's complement overflow occurs.</li> <li>The signed branch instructions BGT, BGE, BLE, and BLT use the overflow flag.</li> <li>No overflow</li> <li>Overflow</li> </ul>
4 H	<ul> <li>Half-Carry Flag — The CPU sets the half-carry flag when a carry occurs between accumulator bits 3 and 4 during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations. The DAA instruction uses the states of the H and C condition code bits to automatically add a correction value to the result from a previous ADD or ADC on BCD operands to correct the result to a valid BCD value.</li> <li>0 No carry between bits 3 and 4</li> <li>1 Carry between bits 3 and 4</li> </ul>
3	Interrupt Mask Bit — When the interrupt mask is set, all maskable CPU interrupts are disabled. CPU interrupts are enabled when the interrupt mask is cleared. When a CPU interrupt occurs, the interrupt mask is set automatically after the CPU registers are saved on the stack, but before the first instruction of the interrupt service routine is executed. Interrupts are not recognized at the instruction boundary after any instruction that clears I (CLI or TAP). This ensures that the next instruction after a CLI or TAP will always be executed without the possibility of an intervening interrupt, provided I was set. 0 Interrupts disabled
2 N	<ul> <li>Negative Flag — The CPU sets the negative flag when an arithmetic operation, logic operation, or data manipulation produces a negative result, setting bit 7 of the result. Simply loading or storing an 8-bit or 16-bit value causes N to be set if the most significant bit of the loaded or stored value was 1.</li> <li>0 Non-negative result</li> <li>1 Negative result</li> </ul>
1 Z	<ul> <li>Zero Flag — The CPU sets the zero flag when an arithmetic operation, logic operation, or data manipulation produces a result of 0x00 or 0x0000. Simply loading or storing an 8-bit or 16-bit value causes Z to be set if the loaded or stored value was all 0s.</li> <li>0 Non-zero result</li> <li>1 Zero result</li> </ul>
0 C	<ul> <li>Carry/Borrow Flag — The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some instructions — such as bit test and branch, shift, and rotate — also clear or set the carry/borrow flag.</li> <li>0 No carry out of bit 7</li> <li>1 Carry out of bit 7</li> </ul>



\_\_\_\_\_

Source		ess Je		es	Cyc-by-Cyc	Affecton CCR		
Form	Form Operation		다 아이		Details	<b>V</b> 1 1 <b>H</b>	INZC	
SUB #opr8i SUB opr8a SUB opr16a SUB oprx16,X SUB oprx8,X SUB ,X SUB oprx16,SP SUB oprx8,SP	Subtract A $\leftarrow$ (A) – (M)	IMM DIR EXT IX2 IX1 IX SP2 SP1	A0 ii B0 dd C0 hh ll D0 ee ff E0 ff F0 9E D0 ee ff 9E E0 ff	2 3 4 3 3 5 4	pp rpp prpp rpp rfp pprpp prpp	↓11-	- ↓ ↓ ↓	
SWI	Software Interrupt PC $\leftarrow$ (PC) + \$0001 Push (PCL); SP $\leftarrow$ (SP) - \$0001 Push (PCH); SP $\leftarrow$ (SP) - \$0001 Push (X); SP $\leftarrow$ (SP) - \$0001 Push (A); SP $\leftarrow$ (SP) - \$0001 Push (CCR); SP $\leftarrow$ (SP) - \$0001 I $\leftarrow$ 1; PCH $\leftarrow$ Interrupt Vector High Byte PCL $\leftarrow$ Interrupt Vector Low Byte		83	11	sssssvvfppp	- 1 1 -	1 – – –	
ТАР	Transfer Accumulator to CCR $CCR \leftarrow (A)$	INH	84	1	р	\$11\$	¢ ¢ ¢ ¢	
ТАХ	Transfer Accumulator to X (Index Register Low) $X \leftarrow (A)$	INH	97	1	р	- 1 1 -		
ТРА	Transfer CCR to Accumulator $A \leftarrow (CCR)$	INH	85	1	p	- 1 1 -		
TST opr8a TSTA TSTX TST oprx8,X TST oprx8,SP	Test for Negative or Zero (M) – \$00 (A) – \$00 (X) – \$00 (M) – \$00 (M) – \$00 (M) – \$00 (M) – \$00	DIR INH INH IX1 IX SP1	3D dd 4D 5D 6D ff 7D 9E 6D ff	4 1 4 3 5	rfpp p rfpp rfp prfpp	011-	- \$ \$ -	
TSX	Transfer SP to Index Reg. H:X ← (SP) + \$0001	INH	95	2	fp	- 1 1 -		
ТХА	Transfer X (Index Reg. Low) to Accumulator A $\leftarrow$ (X)	INH	9F	1	p	- 1 1 -		

Table 7-2. Instruction	Set	Summary	1	(Sheet 8	of	9	)
------------------------	-----	---------	---	----------	----	---	---



Field	Description
1 ADPC17	<ul> <li>ADC Pin Control 17 — ADPC17 controls the pin associated with channel AD17.</li> <li>0 AD17 pin I/O control enabled</li> <li>1 AD17 pin I/O control disabled</li> </ul>
0 ADPC16	<ul> <li>ADC Pin Control 16 — ADPC16 controls the pin associated with channel AD16.</li> <li>0 AD16 pin I/O control enabled</li> <li>1 AD16 pin I/O control disabled</li> </ul>

#### Table 9-12. APCTL3 Register Field Descriptions (continued)

# 9.4 Functional Description

The ADC module is disabled during reset or when the ADCH bits are all high. The module is idle when a conversion has completed and another conversion has not been initiated. When idle, the module is in its lowest power state.

The ADC can perform an analog-to-digital conversion on any of the software selectable channels. The selected channel voltage is converted by a successive approximation algorithm into an 11-bit digital result. In 8-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 9-bit digital result.

When the conversion is completed, the result is placed in the data registers (ADCRH and ADCRL). In 10-bit mode, the result is rounded to 10 bits and placed in ADCRH and ADCRL. In 8-bit mode, the result is rounded to 8 bits and placed in ADCRL. The conversion complete flag (COCO) is then set and an interrupt is generated if the conversion complete interrupt has been enabled (AIEN = 1).

The ADC module has the capability of automatically comparing the result of a conversion with the contents of its compare registers. The compare function is enabled by setting the ACFE bit and operates with any of the conversion modes and configurations.

## 9.4.1 Clock Select and Divide Control

One of four clock sources can be selected as the clock source for the ADC module. This clock source is then divided by a configurable value to generate the input clock to the converter (ADCK). The clock is selected from one of the following sources by means of the ADICLK bits.

- The bus clock, which is equal to the frequency at which software is executed. This is the default selection following reset.
- The bus clock divided by two. For higher bus clock rates, this allows a maximum divide by 16 of the bus clock.
- ALTCLK, as defined for this MCU (See module section introduction).
- The asynchronous clock (ADACK). This clock is generated from a clock source within the ADC module. When selected as the clock source, this clock remains active while the MCU is in wait or stop3 mode and allows conversions in these modes for lower noise operation.

Whichever clock is selected, its frequency must fall within the specified frequency range for ADCK. If the available clocks are too slow, the ADC does not perform according to specifications. If the available clocks

Field	Description	
7–6 MULT	<b>IIC Multiplier Factor</b> . The MULT bits define the multiplier factor, mul. This factor, along with the SC generates the IIC baud rate. The multiplier factor mul as defined by the MULT bits is provided below 00 mul = 01 01 mul = 02 10 mul = 04 11 Reserved	L divider, v.
5–0 ICR	<b>IIC Clock Rate</b> . The ICR bits are used to prescale the bus clock for bit rate selection. These bits an bits determine the IIC baud rate, the SDA hold time, the SCL Start hold time, and the SCL Stop hol Table 10-5 provides the SCL divider and hold values for corresponding values of the ICR.	d the MULT d time.
	The SCL divider multiplied by multiplier factor mul generates IIC baud rate.	
	IIC baud rate = $\frac{\text{bus speed (Hz)}}{\text{mul} \times \text{SCLdivider}}$	Eqn. 10-1
	SDA hold time is the delay from the falling edge of SCL (IIC clock) to the changing of SDA (IIC data	ı).
	SDA hold time = bus period (s) $\times$ mul $\times$ SDA hold value	Eqn. 10-2
	SCL start hold time is the delay from the falling edge of SDA (IIC data) while SCL is high (Start conc falling edge of SCL (IIC clock).	lition) to the
	SCL Start hold time = bus period (s) $\times$ mul $\times$ SCL Start hold value	Eqn. 10-3
	SCL stop hold time is the delay from the rising edge of SCL (IIC clock) to the rising edge of SDA SDA (IIC data) while SCL is high (Stop condition).	
	SCL Stop hold time = bus period (s) $\times$ mul $\times$ SCL Stop hold value	Eqn. 10-4

#### Table 10-3. IICF Field Descriptions

For example, if the bus speed is 8 MHz, the table below shows the possible hold time values with different ICR and MULT selections to achieve an IIC baud rate of 100kbps.

мшт	ICP	Hold Times (µs)				
WOLI			SCL Start	SCL Stop		
0x2	0x00	3.500	3.000	5.500		
0x1	0x07	2.500	4.000	5.250		
0x1	0x0B	2.250	4.000	5.250		
0x0	0x14	2.125	4.250	5.125		
0x0	0x18	1.125	4.750	5.125		

Table 10-4. Hold Time Values for 8 MHz Bus Speed



# 10.3.3 IIC Control Register (IICC1)



Figure 10-5. IIC Control Register (IICC1)

Table	10-6.	IICC1	Field	Descriptions
-------	-------	-------	-------	--------------

Field	Description
7 IICEN	<ul> <li>IIC Enable. The IICEN bit determines whether the IIC module is enabled.</li> <li>0 IIC is not enabled</li> <li>1 IIC is enabled</li> </ul>
6 IICIE	<ul> <li>IIC Interrupt Enable. The IICIE bit determines whether an IIC interrupt is requested.</li> <li>0 IIC interrupt request not enabled</li> <li>1 IIC interrupt request enabled</li> </ul>
5 MST	<ul> <li>Master Mode Select. The MST bit changes from a 0 to a 1 when a start signal is generated on the bus and master mode is selected. When this bit changes from a 1 to a 0 a stop signal is generated and the mode of operation changes from master to slave.</li> <li>0 Slave mode</li> <li>1 Master mode</li> </ul>
4 TX	<ul> <li>Transmit Mode Select. The TX bit selects the direction of master and slave transfers. In master mode, this bit should be set according to the type of transfer required. Therefore, for address cycles, this bit is always high.</li> <li>When addressed as a slave, this bit should be set by software according to the SRW bit in the status register.</li> <li>0 Receive</li> <li>1 Transmit</li> </ul>
3 ТХАК	<ul> <li>Transmit Acknowledge Enable. This bit specifies the value driven onto the SDA during data acknowledge cycles for master and slave receivers.</li> <li>0 An acknowledge signal is sent out to the bus after receiving one data byte</li> <li>1 No acknowledge signal response is sent</li> </ul>
2 RSTA	<b>Repeat start.</b> Writing a 1 to this bit generates a repeated start condition provided it is the current master. This bit is always read as cleared. Attempting a repeat at the wrong time results in loss of arbitration.



Field	Description
1	<b>OSC Initialization</b> — If the external reference clock is selected by ERCLKEN or by the ICS being in FEE, FBE, or FBELP mode, and if EREFS is set, then this bit is set after the initialization cycles of the external oscillator clock have completed. This bit is only cleared when either ERCLKEN or EREFS are cleared.
0	<b>ICS Fine Trim</b> — The FTRIM bit controls the smallest adjustment of the internal reference clock frequency. Setting FTRIM will increase the period and clearing FTRIM will decrease the period by the smallest amount possible.

Table 11-5. ICS Status and Control Register Field Descriptions (continued)

# 11.4 Functional Description

### 11.4.1 Operational Modes



Figure 11-7. Clock Switching Modes

The seven states of the ICS are shown as a state diagram and are described below. The arrows indicate the allowed movements between the states.

## 11.4.1.1 FLL Engaged Internal (FEI)

FLL engaged internal (FEI) is the default mode of operation and is entered when all the following conditions occur:



Chapter 12 Modulo Timer (S08MTIMV1)

# 12.3.3 MTIM Counter Register (MTIMCNT)

MTIMCNT is the read-only value of the current MTIM count of the 8-bit counter.



Figure 12-6. MTIM Counter Register



Field	Description
7:0 COUNT	<b>MTIM Count</b> — These eight read-only bits contain the current value of the 8-bit counter. Writes have no effect to this register. Reset clears the count to \$00.

## 12.3.4 MTIM Modulo Register (MTIMMOD)



Figure 12-7. MTIM Modulo Register

Table 12-5. MTIM Modulo F	<b>Register Field Descriptions</b>
---------------------------	------------------------------------

Field	Description
7:0 MOD	<b>MTIM Modulo</b> — These eight read/write bits contain the modulo value used to reset the count and set TOF. A value of \$00 puts the MTIM in free-running mode. Writing to MTIMMOD resets the COUNT to \$00 and clears TOF. Reset sets the modulo to \$00.



Table 14-5	SCIS1	Field	Descriptions
------------	-------	-------	--------------

Field	Description
7 TDRE	<ul> <li>Transmit Data Register Empty Flag — TDRE is set out of reset and when a transmit data value transfers from the transmit data buffer to the transmit shifter, leaving room for a new character in the buffer. To clear TDRE, read SCIS1 with TDRE = 1 and then write to the SCI data register (SCID).</li> <li>0 Transmit data register (buffer) full.</li> <li>1 Transmit data register (buffer) empty.</li> </ul>
6 TC	<ul> <li>Transmission Complete Flag — TC is set out of reset and when TDRE = 1 and no data, preamble, or break character is being transmitted.</li> <li>0 Transmitter active (sending data, a preamble, or a break).</li> <li>1 Transmitter idle (transmission activity complete).</li> <li>TC is cleared automatically by reading SCIS1 with TC = 1 and then doing one of the following three things:</li> <li>Write to the SCI data register (SCID) to transmit new data</li> <li>Queue a preamble by changing TE from 0 to 1</li> <li>Queue a break character by writing 1 to SBK in SCIC2</li> </ul>
5 RDRF	<ul> <li>Receive Data Register Full Flag — RDRF becomes set when a character transfers from the receive shifter into the receive data register (SCID). To clear RDRF, read SCIS1 with RDRF = 1 and then read the SCI data register (SCID).</li> <li>0 Receive data register empty.</li> <li>1 Receive data register full.</li> </ul>
4 IDLE	<ul> <li>Idle Line Flag — IDLE is set when the SCI receive line becomes idle for a full character time after a period of activity. When ILT = 0, the receiver starts counting idle bit times after the start bit. So if the receive character is all 1s, these bit times and the stop bit time count toward the full character time of logic high (10 or 11 bit times depending on the M control bit) needed for the receiver to detect an idle line. When ILT = 1, the receiver doesn't start counting idle bit times until after the stop bit. So the stop bit and any logic high bit times at the end of the previous character do not count toward the full character time of logic high needed for the receiver to detect an idle line.</li> <li>To clear IDLE, read SCIS1 with IDLE = 1 and then read the SCI data register (SCID). After IDLE has been cleared, it cannot become set again until after a new character has been received and RDRF has been set. IDLE will get set only once even if the receive line remains idle for an extended period.</li> <li>0 No idle line detected.</li> <li>1 Idle line was detected.</li> </ul>
3 OR	<ul> <li>Receiver Overrun Flag — OR is set when a new serial character is ready to be transferred to the receive data register (buffer), but the previously received character has not been read from SCID yet. In this case, the new character (and all associated error information) is lost because there is no room to move it into SCID. To clear OR, read SCIS1 with OR = 1 and then read the SCI data register (SCID).</li> <li>0 No overrun.</li> <li>1 Receive overrun (new SCI data lost).</li> </ul>
2 NF	<ul> <li>Noise Flag — The advanced sampling technique used in the receiver takes seven samples during the start bit and three samples in each data bit and the stop bit. If any of these samples disagrees with the rest of the samples within any bit time in the frame, the flag NF will be set at the same time as the flag RDRF gets set for the character. To clear NF, read SCIS1 and then read the SCI data register (SCID).</li> <li>0 No noise detected.</li> <li>1 Noise detected in the received character in SCID.</li> </ul>



Chapter 14 Serial Communications Interface (S08SCIV4)



Figure 14-12. SCI Baud Rate Generation

SCI communications require the transmitter and receiver (which typically derive baud rates from independent clock sources) to use the same baud rate. Allowed tolerance on this baud frequency depends on the details of how the receiver synchronizes to the leading edge of the start bit and how bit sampling is performed.

The MCU resynchronizes to bit boundaries on every high-to-low transition, but in the worst case, there are no such transitions in the full 10- or 11-bit time character frame so any mismatch in baud rate is accumulated for the whole character time. For a Freescale Semiconductor SCI system whose bus frequency is driven by a crystal, the allowed baud rate mismatch is about 4.5percent for 8-bit data format and about 4 percent for 9-bit data format. Although baud rate modulo divider settings do not always produce baud rates that exactly match standard rates, it is normally possible to get within a few percent, which is acceptable for reliable communications.

## 14.3.2 Transmitter Functional Description

This section describes the overall block diagram for the SCI transmitter, as well as specialized functions for sending break and idle characters. The transmitter block diagram is shown in Figure 14-2.

The transmitter output (TxD) idle state defaults to logic high (TXINV = 0 following reset). The transmitter output is inverted by setting TXINV = 1. The transmitter is enabled by setting the TE bit in SCIC2. This queues a preamble character that is one full character frame of the idle state. The transmitter then remains idle until data is available in the transmit data buffer. Programs store data into the transmit data buffer by writing to the SCI data register (SCID).

The central element of the SCI transmitter is the transmit shift register that is either 10 or 11 bits long depending on the setting in the M control bit. For the remainder of this section, we will assume M = 0, selecting the normal 8-bit data mode. In 8-bit data mode, the shift register holds a start bit, eight data bits, and a stop bit. When the transmit shift register is available for a new SCI character, the value waiting in the transmit data register is transferred to the shift register (synchronized with the baud rate clock) and the transmit data register empty (TDRE) status flag is set to indicate another character may be written to the transmit data buffer at SCID.

If no new character is waiting in the transmit data buffer after a stop bit is shifted out the TxD pin, the transmitter sets the transmit complete flag and enters an idle mode, with TxD high, waiting for more characters to transmit.



Chapter 16 Timer/PWM Module (S08TPMV3)

are used for PWM & output compare operation once normal execution resumes. Writes to the channel registers while BDM is active do not interfere with partial completion of a coherency sequence. After the coherency mechanism has been fully exercised, the channel registers are updated using the buffered values written (while BDM was not active) by the user.

# 16.4 Functional Description

All TPM functions are associated with a central 16-bit counter which allows flexible selection of the clock source and prescale factor. There is also a 16-bit modulo register associated with the main counter.

The CPWMS control bit chooses between center-aligned PWM operation for all channels in the TPM (CPWMS=1) or general purpose timing functions (CPWMS=0) where each channel can independently be configured to operate in input capture, output compare, or edge-aligned PWM mode. The CPWMS control bit is located in the main TPM status and control register because it affects all channels within the TPM and influences the way the main counter operates. (In CPWM mode, the counter changes to an up/down mode rather than the up-counting mode used for general purpose timer functions.)

The following sections describe the main counter and each of the timer operating modes (input capture, output compare, edge-aligned PWM, and center-aligned PWM). Because details of pin operation and interrupt activity depend upon the operating mode, these topics will be covered in the associated mode explanation sections.

## 16.4.1 Counter

All timer functions are based on the main 16-bit counter (TPMxCNTH:TPMxCNTL). This section discusses selection of the clock source, end-of-count overflow, up-counting vs. up/down counting, and manual counter reset.

## 16.4.1.1 Counter Clock Source

The 2-bit field, CLKSB:CLKSA, in the timer status and control register (TPMxSC) selects one of three possible clock sources or OFF (which effectively disables the TPM). See Table 16-4. After any MCU reset, CLKSB:CLKSA=0:0 so no clock source is selected, and the TPM is in a very low power state. These control bits may be read or written at any time and disabling the timer (writing 00 to the CLKSB:CLKSA field) does not affect the values in the counter or other timer registers.



Chapter 16 Timer/PWM Module (S08TPMV3)

#### EPWM mode TPMxMODH:TPMxMODL = 0x0007 TPMxCnVH:TPMxCnVL = 0x0005

	-													
RESET (active low)														
BUS CLOCK	huuu	ŲU		ᠾ		ΠŪ		Ц		$\prod_{i=1}^{n}$			Л	Π
TPMxCNTH:TPMxCNTL		I		0		1	2	3 4	5	6	7	0 1	2	<u> </u>
	i.	i				1			I.					
CLKSB:CLKSA BITS		I	00						1	01	1			_
-		Ι							1					
MSnB:MSnA BITS	00	 			10				1					
ELSnB:ELSnA BITS	00				10						 			
TPMv2 TPMxCHn									1					_
TPMv3 TPMxCHn				(					   					—
CHnF BIT (in TPMv2 and TPMv3)														—



EPWM mode										
TPMxMODH:TPMxMODL = 0x0007										
TPMxCnVH:TPMxCnVL = 0x0005										
RESET (active low)										
-										
BUS CLOCK				ΠΠΠ						
TPMxCNTH:TPMxCNTL		0	1 2 3 4	5 6 7	0 1 2					
			1	1	1					
CLKSB:CLKSA BITS		00		01	I					
-				1	1					
MSnB:MSnA BITS	00	10		1	l					
		04		4						
ELSUB:ELSUA BITS	00	01		 	I					
TPMv2 TPMxCHn				[	1					
•				1	ļ					
TPMv3 TPMxCHn										
(in TPMv2 and TPMv3)				۱.						

### Figure 16-18. Generation of low-true EPWM signal by TPM v2 and v3 after the reset

The following procedure can be used in TPM v3 (when the channel pin is also a port pin) to emulate the high-true EPWM generated by TPM v2 after the reset.



**Chapter 17 Development Support** 



<sup>1</sup> BDFR is writable only through serial background mode debug commands, not from user programs.

#### Figure 17-6. System Background Debug Force Reset Register (SBDFR)

#### Table 17-3. SBDFR Register Field Description

Field	Description
0 BDFR	<b>Background Debug Force Reset</b> — A serial active background mode command such as WRITE_BYTE allows an external debug host to force a target system reset. Writing 1 to this bit forces an MCU reset. This bit cannot be written from a user program.

## 17.4.3 DBG Registers and Control Bits

The debug module includes nine bytes of register space for three 16-bit registers and three 8-bit control and status registers. These registers are located in the high register space of the normal memory map so they are accessible to normal application programs. These registers are rarely if ever accessed by normal user application programs with the possible exception of a ROM patching mechanism that uses the breakpoint logic.

### 17.4.3.1 Debug Comparator A High Register (DBGCAH)

This register contains compare value bits for the high-order eight bits of comparator A. This register is forced to 0x00 at reset and can be read at any time or written at any time unless ARM = 1.

## 17.4.3.2 Debug Comparator A Low Register (DBGCAL)

This register contains compare value bits for the low-order eight bits of comparator A. This register is forced to 0x00 at reset and can be read at any time or written at any time unless ARM = 1.

### 17.4.3.3 Debug Comparator B High Register (DBGCBH)

This register contains compare value bits for the high-order eight bits of comparator B. This register is forced to 0x00 at reset and can be read at any time or written at any time unless ARM = 1.

## 17.4.3.4 Debug Comparator B Low Register (DBGCBL)

This register contains compare value bits for the low-order eight bits of comparator B. This register is forced to 0x00 at reset and can be read at any time or written at any time unless ARM = 1.



## 17.4.3.5 Debug FIFO High Register (DBGFH)

This register provides read-only access to the high-order eight bits of the FIFO. Writes to this register have no meaning or effect. In the event-only trigger modes, the FIFO only stores data into the low-order byte of each FIFO word, so this register is not used and will read 0x00.

Reading DBGFH does not cause the FIFO to shift to the next word. When reading 16-bit words out of the FIFO, read DBGFH before reading DBGFL because reading DBGFL causes the FIFO to advance to the next word of information.

## 17.4.3.6 Debug FIFO Low Register (DBGFL)

This register provides read-only access to the low-order eight bits of the FIFO. Writes to this register have no meaning or effect.

Reading DBGFL causes the FIFO to shift to the next available word of information. When the debug module is operating in event-only modes, only 8-bit data is stored into the FIFO (high-order half of each FIFO word is unused). When reading 8-bit words out of the FIFO, simply read DBGFL repeatedly to get successive bytes of data from the FIFO. It isn't necessary to read DBGFH in this case.

Do not attempt to read data from the FIFO while it is still armed (after arming but before the FIFO is filled or ARMF is cleared) because the FIFO is prevented from advancing during reads of DBGFL. This can interfere with normal sequencing of reads from the FIFO.

Reading DBGFL while the debugger is not armed causes the address of the most-recently fetched opcode to be stored to the last location in the FIFO. By reading DBGFH then DBGFL periodically, external host software can develop a profile of program execution. After eight reads from the FIFO, the ninth read will return the information that was stored as a result of the first read. To use the profiling feature, read the FIFO eight times without using the data to prime the sequence and then begin using the data to get a delayed picture of what addresses were being executed. The information stored into the FIFO on reads of DBGFL (while the FIFO is not armed) is the address of the most-recently fetched opcode.



## 17.4.3.8 Debug Trigger Register (DBGT)

This register can be read any time, but may be written only if ARM = 0, except bits 4 and 5 are hard-wired to 0s.



### Figure 17-8. Debug Trigger Register (DBGT)

#### Table 17-5. DBGT Register Field Descriptions

Field	Description
7 TRGSEL	<ul> <li>Trigger Type — Controls whether the match outputs from comparators A and B are qualified with the opcode tracking logic in the debug module. If TRGSEL is set, a match signal from comparator A or B must propagate through the opcode tracking logic and a trigger event is only signalled to the FIFO logic if the opcode at the match address is actually executed.</li> <li>0 Trigger on access to compare address (force)</li> <li>1 Trigger if opcode at compare address is executed (tag)</li> </ul>
6 BEGIN	<ul> <li>Begin/End Trigger Select — Controls whether the FIFO starts filling at a trigger or fills in a circular manner until a trigger ends the capture of information. In event-only trigger modes, this bit is ignored and all debug runs are assumed to be begin traces.</li> <li>0 Data stored in FIFO until trigger (end trace)</li> <li>1 Trigger initiates data storage (begin trace)</li> </ul>
3:0 TRG[3:0]	Select Trigger Mode — Selects one of nine triggering modes, as described below. $0000$ A-only $0001$ A OR B $0010$ A Then B $0011$ Event-only B (store data) $0100$ A then event-only B (store data) $0101$ A AND B data (full mode) $0110$ A AND NOT B data (full mode) $0111$ Inside range: A ≤ address ≤ B $1000$ Outside range: address < A or address > B $1001 - 1111$ (No trigger)



									Te Ra	mp ted
#	С	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Мах	Unit	Standard	AEC Grade 0
0	Б	Input lookage ourrent (nor pin)	h 1	$V_{In} = V_{DD} \text{ or } V_{SS}$			1	μA	•	—
9		input leakage current (per pin)	'In	temperature > 125 C	—	_	2	μA	_	٠
		Hi-Z (off-state) leakage current (per pin)								
	Ρ	input/output port pins	I <sub>oz</sub>	V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; temperature	—	_	1	μA	•	_
10		RESET		$V_{In} = V_{DD} \text{ or } V_{SS}$	_	_	2	μA	•	—
		Input/Output Port pins	•	V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; temperature > 125 C		0.2	2	μΑ	_	٠
		Pullup or Pulldown <sup>2</sup> resistors; when enabled							٠	٠
11	Р	I/O pins	R <sub>PU</sub> ,R <sub>PD</sub>	_	17	37	52	kΩ	•	•
	С	RESET <sup>3</sup>	R <sub>PU</sub>	_	17	37	52	kΩ	•	٠
		DC injection current <sup>4, 5, 6, 7</sup>						•		٠
		Single pin limit	I <sub>IC</sub>	$V_{IN} > V_{DD}$	0	_	2	mA	•	•
12	D			V <sub>IN</sub> < V <sub>SS</sub> ,	0		-0.2	mA	•	•
		Total MCU limit, includes		$V_{IN} > V_{DD}$	0	_	25	mA	•	•
		sum of all stressed pins		V <sub>IN</sub> < V <sub>SS</sub> ,	0	—	-5	mA	•	٠
13	D	Input Capacitance, all pins	C <sub>In</sub>	—		—	8	pF	•	•
14	D	RAM retention voltage	V <sub>RAM</sub>	_		0.6	1.0	V	•	•
15	D	POR re-arm voltage <sup>8</sup>	V <sub>POR</sub>	—	0.9	1.4	2.0	V	•	•
16	D	POR re-arm time <sup>9</sup>	t <sub>POR</sub>	—	10	_	—	μs	•	•
17	Р	Low-voltage detection threshold — high range	V <sub>LVD1</sub>	_	3.9 4.0	4.0 4.1	4.1 4.2	v	•	_
		V <sub>DD</sub> railing V <sub>DD</sub> rising		_	3.88 3.98	4.0 4.1	4.12 4.22	V		•

Table A-6. DC Characteristics (continued)



**Appendix A Electrical Characteristics** 

# A.11 ADC Characteristics

Table A-11. ADC Operating Conditions

								Tei Ra	mp ted	
#	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Standard	AEC Grade 0	Comment
1	Supply voltage	Absolute	V <sub>DDAD</sub>	2.7	_	5.5	V	•	٠	
2	Input Voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REF</sub> H	V	•	٠	
3	Input Capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	•	٠	
4	Input Resistance		R <sub>ADIN</sub>	_	3	5	kΩ	•	•	
5	Analog Source Resistance	10 bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>	_		5 10	kΩ	•	•	External to
		8 bit mode (all valid f <sub>ADCK</sub> )		—	_	10	kΩ	•	٠	MOO
6	ADC Conversion	High Speed (ADLPC=0)	f	0.4	_	8.0	MHz	•	٠	
6	Clock Freq.	Low Power (ADLPC=1)	f <sub>ADCK</sub>	0.4	_	4.0	MHz	•	٠	

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = V<sub>DD</sub> = 5.0V, Temp = 25°C, f<sub>ADCK</sub>=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.



Appendix A Electrical Characteristics

## A.12.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

							Te Ra	mp ted
#	с	Rating	Symbol	Min	Max	Unit	Standard	AEC Grade 0
1	_	External clock frequency (1/t <sub>TCLK</sub> )	f <sub>TCLK</sub>	dc	f <sub>Bus</sub> /4	MHz	•	٠
2	_	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>	•	٠
3	_	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>	•	٠
4	_	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>	•	•
5	_	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>	•	٠

Table A-14. TPM Input Timing



Figure A-12. Timer External Clock



Figure A-13. Timer Input Capture Pulse

MC9S08SG32 Data Sheet, Rev. 8







Figure A-16. SPI Slave Timing (CPHA = 0)

MC9S08SG32 Data Sheet, Rev. 8