# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	28-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	28-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08sg32e1wtl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





**Section Number** 

\_\_\_\_\_

Title

Page



Chapter 4 Memory

# 4.2 Reset and Interrupt Vector Assignments

Table 4-1 shows address assignments for reset and interrupt vectors. The vector names shown in this table are the labels used in the Freescale Semiconductor provided equate file for the MC9S08SG32 Series.

Address (High/Low)	Vector	Vector Name
0xFFC0:0xFFC1	Reserved	—
0xFFC2:0xFFC3	ACMP	Vacmp
0xFFC4:0xFFC5	Reserved	
0xFFC6:0xFFC7	Reserved	—
0xFFC8:0xFFC9	Reserved	—
0xFFCA:0xFFCB	MTIM Overflow	Vmtim
0xFFCC:0xFFCD	RTC	Vrtc
0xFFCE:0xFFCF	IIC	Viic
0xFFD0:0xFFD1	ADC Conversion	Vadc
0xFFD2:0xFFD3	Reserved	—
0xFFD4:0xFFD5	Port B Pin Interrupt	Vportb
0xFFD6:0xFFD7	Port A Pin Interrupt	Vporta
0xFFD8:0xFFD9	Reserved	—
0xFFDA:0xFFDB	SCI Transmit	Vscitx
0xFFDC:0xFFDD	SCI Receive	Vscirx
0xFFDE:0xFFDF	SCI Error	Vsc1err
0xFFE0:0xFFE1	SPI	Vspi
0xFFE2:0xFFE3	TPM2 Overflow	Vtpm2ovf
0xFFE4:0xFFE5	TPM2 Channel 1	Vtpm2ch1
0xFFE6:0xFFE7	TPM2 Channel 0	Vtpm2ch0
0xFFE8:0xFFE9	TPM1 Overflow	Vtpm1ovf
0xFFEA:0xFFEB	Reserved	—
0xFFEC:0xFFED	Reserved	—
0xFFEE:0xFFEF	Reserved	—
0xFFF0:0xFFF1	Reserved	—
0xFFF2:0xFFF3	TPM1 Channel 1	Vtpm1ch1
0xFFF4:0xFFF5	TPM1 Channel 0	Vtpm1ch0
0xFFF6:0xFFF7	Reserved	
0xFFF8:0xFFF9	Low Voltage Detect	Vlvd
0xFFFA:0xFFFB	Reserved	
0xFFFC:0xFFFD	SWI	Vswi
0xFFFE:0xFFFF	Reset	Vreset

### Table 4-1. Reset and Interrupt Vectors



#### Chapter 5 Resets, Interrupts, and General System Control

other than the most experienced programmers because it can lead to subtle program errors that are difficult to debug.

The interrupt service routine ends with a return-from-interrupt (RTI) instruction which restores the CCR, A, X, and PC registers to their pre-interrupt values by reading the previously saved information from the stack.

### NOTE

For compatibility with M68HC08 devices, the H register is not automatically saved and restored. It is good programming practice to push H onto the stack at the start of the interrupt service routine (ISR) and restore it immediately before the RTI that is used to return from the ISR.

If more than one interrupt is pending when the I bit is cleared, the highest priority source is serviced first (see Table 5-2).

### 5.5.1 Interrupt Stack Frame

Figure 5-1 shows the contents and organization of a stack frame. Before the interrupt, the stack pointer (SP) points at the next available byte location on the stack. The current values of CPU registers are stored on the stack starting with the low-order byte of the program counter (PCL) and ending with the CCR. After stacking, the SP points at the next available location on the stack which is the address that is one less than the address where the CCR was saved. The PC value that is stacked is the address of the instruction in the main program that would have executed next if the interrupt had not occurred.



Figure 5-1. Interrupt Stack Frame

When an RTI instruction is executed, these values are recovered from the stack in reverse order. As part of the RTI sequence, the CPU fills the instruction pipeline by reading three bytes of program information, starting from the PC address recovered from the stack.



Chapter 7 Central Processor Unit (S08CPUV3)

## 7.5 HCS08 Instruction Set Summary

Table 7-2 provides a summary of the HCS08 instruction set in all possible addressing modes. The table shows operand construction, execution time in internal bus clock cycles, and cycle-by-cycle details for each addressing mode variation of each instruction.

Source	Or anything	ress ode		es	Cvc-bv-Cvc	Affecton CCR		
Form	Operation	Addr Moe	Object Code	Cycl	Details	<b>V</b> 1 1 <b>H</b>	INZC	
ADC #opr8i ADC opr8a ADC opr16a ADC oprx16,X ADC oprx8,X ADC ,X ADC oprx16,SP ADC oprx8,SP	Add with Carry A ← (A) + (M) + (C)	IMM DIR EXT IX2 IX1 IX SP2 SP1	A9 ii B9 dd C9 hh ll D9 ee ff E9 ff F9 9E D9 ee ff 9E E9 ff	2 3 4 3 3 5 4	pp rpp prpp rpp rfp prpp prpp	↓11↓	- ↓ ↓ ↓	
ADD #opr8i ADD opr8a ADD opr16a ADD oprx16,X ADD oprx8,X ADD ,X ADD oprx16,SP ADD oprx8,SP	Add without Carry A $\leftarrow$ (A) + (M)	IMM DIR EXT IX2 IX1 IX SP2 SP1	AB ii BB dd CB hh ll DB ee ff EB ff FB 9E DB ee ff 9E EB ff	2 3 4 3 3 5 4	pp rpp prpp rpp rfp pprpp prpp	↓11↓	- ↓ ↓ ↓	
AIS #opr8i	Add Immediate Value (Signed) to Stack Pointer $SP \leftarrow (SP) + (M)$	IMM	A7 ii	2	qq	- 1 1 -		
AIX #opr8i	Add Immediate Value (Signed) to Index Register (H:X) H:X $\leftarrow$ (H:X) + (M)	IMM	AF ii	2	qq	- 1 1 -		
AND #opr8i AND opr8a AND opr16a AND oprx16,X AND oprx8,X AND ,X AND oprx16,SP AND oprx8,SP	Logical AND A $\leftarrow$ (A) & (M)	IMM DIR EXT IX2 IX1 IX SP2 SP1	A4 ii B4 dd C4 hh ll D4 ee ff E4 ff F4 9E D4 ee ff 9E E4 ff	2 3 4 3 3 5 4	pp rpp prpp rpp rfp pprpp prpp	011-	- ‡ ‡ -	
ASL opr8a ASLA ASLX ASL oprx8,X ASL ,X ASL oprx8,SP	Arithmetic Shift Left C	DIR INH INH IX1 IX SP1	38 dd 48 58 68 ff 78 9E 68 ff	5 1 1 5 4 6	rfwpp p rfwpp rfwp prfwpp	↓ 1 1 –	- \$ \$ \$	
ASR opr8a ASRA ASRX ASR oprx8,X ASR ,X ASR oprx8,SP	Arithmetic Shift Right	DIR INH INH IX1 IX SP1	37 dd 47 57 67 ff 77 9E 67 ff	5 1 1 5 4 6	rfwpp p rfwpp rfwp prfwpp	↓11-	- ↓ ↓ ↓	

Table 7-2. Instruction Set Summary (Sheet 1 of 9)



Chapter 9 Analog-to-Digital Converter (S08ADC10V1)



Figure 9-2. ADC Block Diagram

# 9.2 External Signal Description

The ADC module supports up to 28 separate analog inputs. It also requires four supply/reference/ground connections.

Name	Function
AD27–AD0	Analog Channel inputs
V <sub>REFH</sub>	High reference voltage
V <sub>REFL</sub>	Low reference voltage
V <sub>DDA</sub>	Analog power supply
V <sub>SSA</sub>	Analog ground

#### Table 9-2. Signal Properties



Chapter 12 Modulo Timer (S08MTIMV1)

### 12.4.1 MTIM Operation Example

This section shows an example of the MTIM operation as the counter reaches a matching value from the modulo register.

selected clock source						
MTIM clock (PS=%0010)						
MTIMCNT	\$A7	\$A8	\$A9	\$AA	\$00	\$01
TOF					[	
MTIMMOD:			\$A	A		

#### Figure 12-8. MTIM counter overflow example

In the example of Figure 12-8, the selected clock source could be any of the five possible choices. The prescaler is set to PS = %0010 or divide-by-4. The modulo value in the MTIMMOD register is set to \$AA. When the counter, MTIMCNT, reaches the modulo value of \$AA, the counter overflows to \$00 and continues counting. The timer overflow flag, TOF, sets when the counter value changes from \$AA to \$00. An MTIM overflow interrupt is generated when TOF is set, if TOIE = 1.



# Chapter 13 Real-Time Counter (S08RTCV1)

# 13.1 Introduction

The RTC module consists of one 8-bit counter, one 8-bit comparator, several binary-based and decimal-based prescaler dividers, two clock sources, and one programmable periodic interrupt. This module can be used for time-of-day, calendar or any task scheduling functions. It can also serve as a cyclic wake up from low power modes without the need of external components.



pin from a master and the MISO waveform applies to the MISO output from a slave. The  $\overline{SS}$  OUT waveform applies to the slave select output from a master (provided MODFEN and SSOE = 1). The master  $\overline{SS}$  output goes to active low one-half SPSCK cycle before the start of the transfer and goes back high at the end of the eighth bit time of the transfer. The  $\overline{SS}$  IN waveform applies to the slave select input of a slave.



Figure 15-10. SPI Clock Formats (CPHA = 1)

When CPHA = 1, the slave begins to drive its MISO output when  $\overline{SS}$  goes to active low, but the data is not defined until the first SPSCK edge. The first SPSCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next SPSCK edge causes both the master and the slave to sample the data bit values on their MISO and MOSI inputs, respectively. At the third SPSCK edge, the SPI shifter shifts one bit position which shifts in the bit value that was just sampled, and shifts the second data bit value out the other end of the shifter to the MOSI and MISO outputs of the master and slave, respectively. When CHPA = 1, the slave's  $\overline{SS}$  input is not required to go to its inactive high level between transfers.

Figure 15-11 shows the clock formats when CPHA = 0. At the top of the figure, the eight bit times are shown for reference with bit 1 starting as the slave is selected ( $\overline{SS}$  IN goes low), and bit 8 ends at the last SPSCK edge. The MSB first and LSB first lines show the order of SPI data bits depending on the setting



• Non-intrusive commands can be executed at any time even while the user's program is running. Non-intrusive commands allow a user to read or write MCU memory locations or access status and control registers within the background debug controller.

Typically, a relatively simple interface pod is used to translate commands from a host computer into commands for the custom serial interface to the single-wire background debug system. Depending on the development tool vendor, this interface pod may use a standard RS-232 serial port, a parallel printer port, or some other type of communications such as a universal serial bus (USB) to communicate between the host PC and the pod. The pod typically connects to the target system with ground, the BKGD pin, RESET, and sometimes  $V_{DD}$ . An open-drain connection to reset allows the host to force a target system reset, which is useful to regain control of a lost target system or to control startup of a target system before the on-chip nonvolatile memory has been programmed. Sometimes  $V_{DD}$  can be used to allow the pod to use power from the target system to avoid the need for a separate power supply. However, if the pod is powered separately, it can be connected to a running target system without forcing a target system reset or otherwise disturbing the running application program.



Figure 17-1. BDM Tool Connector

### 17.2.1 BKGD Pin Description

BKGD is the single-wire background debug interface pin. The primary function of this pin is for bidirectional serial communication of active background mode commands and data. During reset, this pin is used to select between starting in active background mode or starting the user's application program. This pin is also used to request a timed sync response pulse to allow a host development tool to determine the correct clock frequency for background debug serial communications.

BDC serial communications use a custom serial protocol first introduced on the M68HC12 Family of microcontrollers. This protocol assumes the host knows the communication clock rate that is determined by the target BDC clock rate. All communication is initiated and controlled by the host that drives a high-to-low edge to signal the beginning of each bit time. Commands and data are sent most significant bit first (MSB first). For a detailed description of the communications protocol, refer to Section 17.2.2, "Communication Details."

If a host is attempting to communicate with a target MCU that has an unknown BDC clock rate, a SYNC command may be sent to the target MCU to request a timed sync response signal from which the host can determine the correct communication speed.

BKGD is a pseudo-open-drain pin and there is an on-chip pullup so no external pullup resistor is required. Unlike typical open-drain pins, the external RC time constant on this pin, which is influenced by external capacitance, plays almost no role in signal rise time. The custom protocol provides for brief, actively driven speedup pulses to force rapid rise times on this pin without risking harmful drive level conflicts. Refer to Section 17.2.2, "Communication Details," for more detail.



#### **Chapter 17 Development Support**

The SYNC command is unlike other BDC commands because the host does not necessarily know the correct communications speed to use for BDC communications until after it has analyzed the response to the SYNC command.

To issue a SYNC command, the host:

- Drives the BKGD pin low for at least 128 cycles of the slowest possible BDC clock (The slowest clock is normally the reference oscillator/64 or the self-clocked rate/64.)
- Drives BKGD high for a brief speedup pulse to get a fast rise time (This speedup pulse is typically one cycle of the fastest clock in the system.)
- Removes all drive to the BKGD pin so it reverts to high impedance
- Monitors the BKGD pin for the sync response pulse

The target, upon detecting the SYNC request from the host (which is a much longer low time than would ever occur during normal BDC communications):

- Waits for BKGD to return to a logic high
- Delays 16 cycles to allow the host to stop driving the high speedup pulse
- Drives BKGD low for 128 BDC clock cycles
- Drives a 1-cycle high speedup pulse to force a fast rise time on BKGD
- Removes all drive to the BKGD pin so it reverts to high impedance

The host measures the low time of this 128-cycle sync response pulse and determines the correct speed for subsequent BDC communications. Typically, the host can determine the correct communication speed within a few percent of the actual target speed and the communication protocol can easily tolerate speed errors of several percent.

# 17.2.4 BDC Hardware Breakpoint

The BDC includes one relatively simple hardware breakpoint that compares the CPU address bus to a 16-bit match value in the BDCBKPT register. This breakpoint can generate a forced breakpoint or a tagged breakpoint. A forced breakpoint causes the CPU to enter active background mode at the first instruction boundary following any access to the breakpoint address. The tagged breakpoint causes the instruction opcode at the breakpoint address to be tagged so that the CPU will enter active background mode rather than executing that instruction if and when it reaches the end of the instruction queue. This implies that tagged breakpoints can only be placed at the address of an instruction opcode while forced breakpoints can be set at any address.

The breakpoint enable (BKPTEN) control bit in the BDC status and control register (BDCSCR) is used to enable the breakpoint logic (BKPTEN = 1). When BKPTEN = 0, its default value after reset, the breakpoint logic is disabled and no BDC breakpoints are requested regardless of the values in other BDC breakpoint registers and control bits. The force/tag select (FTS) control bit in BDCSCR is used to select forced (FTS = 1) or tagged (FTS = 0) type breakpoints.

The on-chip debug module (DBG) includes circuitry for two additional hardware breakpoints that are more flexible than the simple breakpoint in the BDC module.



# A.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Table A-3. Thermal	Characteristics
--------------------	-----------------

							Temp Rated	
#	с	Rating	Symbol	Val	ue	Unit	Standard	AEC Grade 0
		Operating temperature range (packaged)						
		Temperature Code W		-40 to	o 150		—	٠
1		Temperature Code J		-40 to	o 140		_	٠
		Temperature Code M	Τ <sub>Α</sub>	-40 to	o 125	°C	•	_
		Temperature Code V		-40 to	o 105		٠	_
		Temperature Code C		-40 t	o 85		•	_
		Thermal resistance, Single-layer board	mal resistance, Single-layer board					
				Airflow @200 ft/min	Natural Convection			
2	D	28-pin TSSOP	$\theta_{JA}$	71	91	°C/W	•	٠
2		20-pin TSSOP		94	114		•	
		16-pin TSSOP		108	133	-	•	٠
		Thermal resistance, Four-layer board						
				Airflow @200 ft/min	Natural Convection			
3	D	28-pin TSSOP	$\theta_{JA}$	51	58	°C/W	•	٠
		20-pin TSSOP		68	75		•	_
		16-pin TSSOP		78	92		•	٠
4		Maximum junction temperature	т.	13	35		•	_
4			IJ	155				•



# A.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

								Temp	Rated
#	с	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max <sup>2</sup>	Unit	Standard	AEC Grade 0
1	С	Run supply current <sup>3</sup> measured at		5	1.4	3	mA	•	•
	С	(CPU clock = 4 MHz, $f_{Bus}$ = 2 MHz)	RI <sub>DD</sub>	3	1.3	2.5	mA	•	•
2	Р	Run supply current <sup>3</sup> measured at		5	4.7	7.5	mA	•	•
2	С	(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	RI <sub>DD</sub>	3	4.6	7	mA	•	•
3	С	Run supply current measured at		5	8.9	10	mA	•	•
5	С	(CPU clock = 32 MHz, f <sub>Bus</sub> = 16MHz)	RI <sub>DD</sub>	3	8.7	9.6	mA	•	•
		Stop3 mode supply current							
	С	–40°C (C,V, and M suffix)			0.96	_	μA	•	—
	Р	25°C (All parts)			1.3	_	μA	•	_
	P <sup>5</sup>	85°C (C suffix only)		5	16.9	35	μA	•	_
	P <sup>5</sup>	105°C (V suffix only)			37	90	μA	•	_
4	P <sup>5</sup>	125°C (M suffix only)	S3I <sub>DD</sub>		84	150	μA	•	_
	С	–40°C (C,V, and M suffix)			0.85	_	μA	•	_
	Р	25°C (All parts)			1.2	_	μA	•	—
	P <sup>5</sup>	85°C (C suffix only)		3	14.8	30	μA	•	
	P <sup>5</sup>	105°C (V suffix only)			32.7	80	μA	•	_
	P <sup>5</sup>	125°C (M suffix only)			75	130	μA	•	_

Table A-7. Supply Current Characteristics



# A.8 External Oscillator (XOSC) Characteristics

Table A-8. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)

								Te Ra	mp ited
#	с	Rating	Symbol	Min	Typ <sup>1</sup>	Мах	Unit	Standard	AEC Grade 0
		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)							
		Low range (RANGE = 0)	f <sub>lo</sub>	32	—	38.4	kHz	•	•
1	С	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	1	—	5	MHz	•	•
		High range (RANGE = 1, HGO = 1) FBELP mode	f <sub>hi-hgo</sub>	1	—	16	MHz	•	•
		High range (RANGE = 1, HGO = 0) FBELP mode	f <sub>hi-lp</sub>	1	_	8	UnitTerm RateUnit $p_{pp}$ $p_{up}$ kHz $\blacklozenge$ kHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ MA $\blacklozenge$ MA $\blacklozenge$ MQ $\blacklozenge$ kQ $\blacklozenge$ kQ $\blacklozenge$ kQ $\blacklozenge$ kQ $\blacklozenge$ kQ $\blacklozenge$ kQ $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$	٠	
2	—	Load capacitors	C <sub>1,</sub> C <sub>2</sub>	See manufa	e crystal c cturer's re	or resonato	or ation.		
		Feedback resistor							
3	_	Low range (32 kHz to 100 kHz)	R <sub>F</sub>	_	10	_	MΩ	•	•
		High range (1 MHz to 16 MHz)		_	1	_	MΩ	Imm RateUnitDrepuesokHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ MHz $\blacklozenge$ kΩ $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$ ms $\blacklozenge$ mHz $\blacklozenge$ MHz $\blacklozenge$	•
		Series resistor							
		Low range, low gain (RANGE = 0, HGO = 0)		_	0	_	kΩ	•	•
		Low range, high gain (RANGE = 0, HGO = 1)		_	100	_	kΩ	•	•
		High range, low gain (RANGE = 1, HGO = 0)		_	0	_	kΩ	•	•
4	-	High range, high gain (RANGE = 1, HGO = 1)	- <sup>R</sup> S						
		≥ 8 MHz		_	0	0	kΩ	•	•
		4 MHz		_	0	10	kΩ	•	•
		1 MHz		_	0	20	Ter RatUnitTer RatKHzΦMHzΦMHzΦMHzΦMMzΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦKΩΦMΩΦMΩΦMHzΦMHzΦMHzΦ	•	
		Crystal start-up time <sup>3</sup>							
		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	_	200	_	ms	•	•
5	т	Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO	_	400	_	ms	٠	٠
		High range, low gain (RANGE = 1, HGO = $0$ ) <sup>4</sup>	t CSTH-LP	_	5	_	ms	•	•
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	t CSTH-HGO	_	20	_	ms	•	•
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)							
6	<sub>-</sub>	FEE or FBE mode <sup>2</sup>		0.03125	_	5	MHz	•	•
0		FBELP mode	f <sub>extal</sub>	0	_	40	MHz	•	<u> </u>
	3 — 4 — 5 T 6 T	FBELP mode		0	—	36	MHz	—	•



#

			C Symb		Typ <sup>1</sup>	Max		Temp Rated		
Characteristic	Conditions	с		Min			Unit	Standard	AEC Grade 0	Comment
	28-pin packages only						•			
	10-bit mode	т	E	0	±0.5	±1	LSB <sup>2</sup>	٠	٠	
Full-scale error	8-bit mode		FS	0	±0.5	±0.5	LSB <sup>2</sup>	٠	٠	
Characteristic Full-scale error Quantization error Input leakage error	20-pin packages	•								
	10-bit mode	т	F	0	±1.0	±1.5	LSB <sup>2</sup>	•		
	8-bit mode		-+5	0	±0.5	±0.5	LSB <sup>2</sup>	•		
	16-pin packages					-				
	10-bit mode	т	F	0	±1.0	±1.5	LSB <sup>2</sup>	•	٠	
	8-bit mode	1	⊢FS	0	±0.5	±0.5	LSB <sup>2</sup>	•	٠	
Quantization error	10-bit mode		E.			±0.5	LSB <sup>2</sup>	•	٠	
	8-bit mode		LQ	_	_	±0.5	LSB <sup>2</sup>	•	٠	
Input leakage error	10-bit mode		E.	0	±0.2	±2.5	LSB <sup>2</sup>	•	٠	Pad leakage <sup>3</sup>
	8-bit mode			0	±0.1	±1	LSB <sup>2</sup>	•	٠	* R <sub>AS</sub>

Table A-12. ADC Characteristics (continued)

<sup>1</sup> Typical values assume V<sub>DD</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

m

V<sub>TEMP</sub>

25

D

D

3.26

6

3.63

8

1.39

6

mV/°C

mV/°C

V

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

Temp sensor

Temp sensor

voltage

slope

<sup>3</sup> Based on input pad leakage current. Refer to pad electricals.

-40°C to 25°C

 $25^{\circ}C$  to  $125^{\circ}C$ 

25°C



# A.12 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### A.12.1 Control Timing

### Table A-13. Control Timing

									Temp Rated	
Num	с	Rat	ing	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Standard	AEC Grade 0
1	D	Bus frequency $(t_{cyc} = 1/f_{Bus})$	-40 C to 125 C	f <sub>Bus</sub>	dc		20	MHz	٠	
			> 125 C		dc	—	18	MHz	—	•
2	D	Internal low power oscillator period	-40 C to 125 C	t <sub>LPO</sub>	700		1500	μs	•	_
			> 125 C		600		1500	μs	—	•
3	D	External reset pulse wid	dth <sup>2</sup>	t <sub>extrst</sub>	100			ns	٠	•
4	D	Reset low drive <sup>3</sup>		t <sub>rstdrv</sub>	66 x t <sub>cyc</sub>		—	ns	•	•
5	D	Pin interrupt pulse width	n Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns	٠	•
		Port rise and fall time – Low output drive (PTxD	- S = 0) (load = 50 pF) <sup>5</sup>							
			Slew rate control disabled (PTxSE = 0)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	40	_	ns	٠	•
6			Slew rate control enabled (PTxSE = 1)		_	75	_		٠	•
0		Port rise and fall time – High output drive (PTxE	- DS = 1) (load = 50 pF) <sup>5</sup>							
			Slew rate control disabled (PTxSE = 0)	t <sub>Rise</sub> , t <sub>Fall</sub>		11		ne	•	•
			Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	35	_	113	•	•

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0V$ , 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

<sup>3</sup> When any reset is initiated, internal circuitry drives the reset pin low for about 66 cycles of  $t_{cyc}$ . After POR reset, the bus clock frequency changes to the untrimmed DCO frequency ( $f_{reset} = (f_{dco_ut})/4$ ) because TRIM is reset to 0x80 and FTRIM is reset to 0, and there is an extra divide-by-two because BDIV is reset to 0:1. After other resets trim stays at the pre-reset value.

<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^5$  Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40°C to 125°C.



### A.12.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

							Temp Rated	
#	с	Rating	Symbol	Min	Max	Unit	Ten Rat Standard •	AEC Grade 0
1	_	External clock frequency (1/t <sub>TCLK</sub> )	f <sub>TCLK</sub>	dc	f <sub>Bus</sub> /4	MHz	•	٠
2	_	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>	•	٠
3	_	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>	•	٠
4	_	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>	•	•
5	_	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>	•	٠

Table A-14. TPM Input Timing



Figure A-12. Timer External Clock



Figure A-13. Timer Input Capture Pulse



#### A.12.3 SPI

Table A-15 and Figure A-14 through Figure A-17 describe the timing requirements for the SPI system.

	С		Symbol			Unit	Temp Rated	
Num <sup>1</sup>		Rating <sup>2</sup>		Min	Max		Standard	AEC Grade 0
1	D	Cycle time Maste Slave	r t <sub>SCK</sub> э t <sub>SCK</sub>	2 4	2048 —	t <sub>cyc</sub> t <sub>cyc</sub>	•	•
2	D	Enable lead time Maste Slave	r t <sub>Lead</sub> t <sub>Lead</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>	•	•
3	D	Enable lag time Maste Slave	r t <sub>Lag</sub> e t <sub>Lag</sub>	 1/2	1/2	t <sub>SCK</sub> t <sub>SCK</sub>	•	•
4	D	Clock (SPSCK) high time Master and Slave	t <sub>SCKH</sub>	1/2 t <sub>SCK</sub> – 25	_	ns	•	•
5	D	Clock (SPSCK) low time Master and Slave	t <sub>SCKL</sub>	1/2 t <sub>SCK</sub> – 25	_	ns	•	•
6	D	Data setup time (inputs) Maste Slave	r t <sub>SI(M)</sub> t <sub>SI(S)</sub>	30 30		ns ns	•	•
7	D	Data hold time (inputs) Maste Slave	r t <sub>HI(M)</sub> t <sub>HI(S)</sub>	30 30		ns ns	•	•
8	D	Access time, slave <sup>3</sup>	t <sub>A</sub>	0	40	ns	•	•
9	D	Disable time, slave <sup>4</sup>	t <sub>dis</sub>	_	40	ns	•	•
10	D	Data setup time (outputs) Maste Slave	r t <sub>SO</sub>		25 25	ns ns	•	•
11	D	Data hold time (outputs) Maste Slave	r t <sub>HO</sub> t <sub>HO</sub>	-10 -10		ns ns	•	•
12	D	Operating frequency Maste Slave	r f <sub>op</sub> e f <sub>op</sub>	f <sub>Bus</sub> /2048 dc	5 <sup>5</sup> f <sub>Bus</sub> /4	MHz	•	•

Table	A-15.	SPI	Electrical	Characteristic
abic	A 10.	<b>U</b> I I	Licothour	onulationstic

<sup>1</sup> Refer to Figure A-14 through Figure A-17.
 <sup>2</sup> All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

NP

#### **Appendix A Electrical Characteristics**

- <sup>3</sup> Time to data active from high-impedance state.
- <sup>4</sup> Hold time to high-impedance state.
- <sup>5</sup> Maximum baud rate must be limited to 5 MHz due to input filter characteristics.



#### NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure A-14. SPI Master Timing (CPHA = 0)



#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007-2010. All rights reserved.

