

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	104
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	132-LFBGA, CSPBGA
Supplier Device Package	132-CSPBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200hc-6mg132ir1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Introduction

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are designed on a 65 nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO2 devices are available in two versions – ultra low power (ZE) and high performance (HC and HE) devices. The ultra low power devices are offered in three speed grades –1, –2 and –3, with –3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: –4, –5 and –6, with –6 being the fastest. HC devices have an internal linear voltage regulator which supports external  $V_{CC}$  supply voltages of 3.3 V or 2.5 V. ZE and HE devices only accept 1.2 V as the external  $V_{CC}$  supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 mm x 2.5 mm WLCSP to the 23 mm x 23 mm fpBGA. MachXO2 devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The pre-engineered source synchronous logic implemented in the MachXO2 device family supports a broad range of interface standards, including LPDDR, DDR, DDR2 and 7:1 gearing for display I/Os.

The MachXO2 devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO2 devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.


The MachXO2 devices also provide flexible, reliable and secure configuration from on-chip Flash memory. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO2 devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO2 family of devices. Popular logic synthesis tools provide synthesis library support for MachXO2. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO2 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE™ modules, including a number of reference designs licensed free of charge, optimized for the MachXO2 PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



#### **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


#### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



#### Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.



### **DDR Memory Support**

Certain PICs on the right edge of MachXO2-640U, MachXO2-1200/U and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

#### **DQS Read Write Block**

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

# sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysIO bank has its own  $V_{CCIO}$ . In addition, each bank has a voltage reference,  $V_{REF}$  which allows the use of referenced input buffers independent of the bank  $V_{CCIO}$ .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "T" and "C", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.



There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology (Appendix B)
- TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices

Figure 2-22. SPI Core Block Diagram




Table 2-16 describes the signals interfacing with the SPI cores.

Table 2-16. SPI Core Signal Description

Signal Name	I/O	Master/Slave	Description
spi_csn[0]	0	Master	SPI master chip-select output
spi_csn[17]	0	Master	Additional SPI chip-select outputs (total up to eight slaves)
spi_scsn	I	Slave	SPI slave chip-select input
spi_irq	0	Master/Slave	Interrupt request
spi_clk	I/O	Master/Slave	SPI clock. Output in master mode. Input in slave mode.
spi_miso	I/O	Master/Slave	SPI data. Input in master mode. Output in slave mode.
spi_mosi	I/O	Master/Slave	SPI data. Output in master mode. Input in slave mode.
ufm_sn	I	Slave	Configuration Slave Chip Select (active low), dedicated for selecting the User Flash Memory (UFM).
cfg_stdby	0	Master/Slave	Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.
cfg_wake	0	Master/Slave	Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, SPI Tab.



#### **Hardened Timer/Counter**

MachXO2 devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- · Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- · Programmable clock input source
- Programmable input clock prescaler
- · One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- · Three independent interrupt sources: overflow, output compare match, and input capture
- · Auto reload
- · Time-stamping support on the input capture unit
- · Waveform generation on the output
- · Glitch-free PWM waveform generation with variable PWM period
- · Internal WISHBONE bus access to the control and status registers
- Stand-alone mode with preloaded control registers and direct reset input

Figure 2-23. Timer/Counter Block Diagram




Table 2-17. Timer/Counter Signal Description


Port	I/O	Description
tc_clki	I	Timer/Counter input clock signal
tc_rstn	I	Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled
tc_ic	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping.
tc_int	0	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
tc_oc	0	Timer counter output signal



### **LVDS Emulation**

MachXO2 devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are ±1%.

Table 3-1. LVDS25E DC Conditions

#### **Over Recommended Operating Conditions**

Parameter	Description	Тур.	Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	158	Ohms
R <sub>P</sub>	Driver parallel resistor	140	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	1.43	V
V <sub>OL</sub>	Output low voltage	1.07	V
$V_{OD}$	Output differential voltage	0.35	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	6.03	mA



# Typical Building Block Function Performance – HC/HE Devices<sup>1</sup> Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	on -6 Timing	
Basic Functions	·	
16-bit decoder	8.9	ns
4:1 MUX	7.5	ns
16:1 MUX	8.3	ns

### **Register-to-Register Performance**

Function	-6 Timing	Units
Basic Functions		•
16:1 MUX	412	MHz
16-bit adder	297	MHz
16-bit counter	324	MHz
64-bit counter	161	MHz
Embedded Memory Functions		•
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	500	MHz

<sup>1.</sup> The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.



# MachXO2 External Switching Characteristics – ZE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

# **Over Recommended Operating Conditions**

			-3		-2		-1		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Clocks			•	•		•	•	•	•
Primary Clo	cks								
f <sub>MAX_PRI</sub> <sup>8</sup>	Frequency for Primary Clock Tree	All MachXO2 devices	_	150		125	_	104	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO2 devices	1.00	_	1.20	_	1.40	_	ns
		MachXO2-256ZE	_	1250	_	1272	_	1296	ps
		MachXO2-640ZE	_	1161	_	1183	_	1206	ps
+	Primary Clock Skew Within a	MachXO2-1200ZE	_	1213	_	1267	_	1322	ps
t <sub>SKEW_PRI</sub>	Device	MachXO2-2000ZE	_	1204	_	1250	_	1296	ps
		MachXO2-4000ZE	_	1195	_	1233	_	1269	ps
		MachXO2-7000ZE	_	1243	_	1268	_	1296	ps
Edge Clock		•		ı		ı		I	
f <sub>MAX_EDGE</sub> <sup>8</sup>	Frequency for Edge Clock	MachXO2-1200 and larger devices	_	210	_	175	_	146	MHz
Pin-LUT-Pin	Propagation Delay		I	ı		I	I	I	I
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO2 devices	_	9.35	_	9.78	_	10.21	ns
General I/O	Pin Parameters (Using Primary	Clock without PLL)	l	ı		ı	l	I	l
		MachXO2-256ZE	_	10.46	_	10.86	_	11.25	ns
		MachXO2-640ZE	_	10.52	_	10.92	_	11.32	ns
	Clock to Output – PIO Output	MachXO2-1200ZE	_	11.24	_	11.68	_	12.12	ns
t <sub>CO</sub>	Register	MachXO2-2000ZE	_	11.27	_	11.71	_	12.16	ns
		MachXO2-4000ZE	_	11.28	_	11.78	_	12.28	ns
		MachXO2-7000ZE	_	11.22	_	11.76	_	12.30	ns
		MachXO2-256ZE	-0.21	_	-0.21	_	-0.21	_	ns
		MachXO2-640ZE	-0.22	_	-0.22	_	-0.22	_	ns
	Clock to Data Setup – PIO	MachXO2-1200ZE	-0.25	_	-0.25	_	-0.25	_	ns
t <sub>SU</sub>	Input Register	MachXO2-2000ZE	-0.27	_	-0.27	_	-0.27	_	ns
		MachXO2-4000ZE	-0.31	_	-0.31	_	-0.31	_	ns
		MachXO2-7000ZE	-0.33	_	-0.33	_	-0.33	_	ns
		MachXO2-256ZE	3.96	_	4.25	_	4.65	_	ns
		MachXO2-640ZE	4.01	_	4.31	_	4.71	_	ns
	Clock to Data Hold – PIO Input	MachXO2-1200ZE	3.95	_	4.29	_	4.73	_	ns
t <sub>H</sub>	Register	MachXO2-2000ZE	3.94	_	4.29	_	4.74	_	ns
		MachXO2-4000ZE	3.96	_	4.36	_	4.87	_	ns
		MachXO2-7000ZE	3.93	_	4.37	_	4.91	_	ns



			_	3	_	2	_	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-1200ZE	0.66	_	0.68	_	0.80	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	0.68	_	0.70	_	0.83	_	ns
t <sub>HPLL</sub>	Register	MachXO2-4000ZE	0.68	_	0.71	_	0.84	_	ns
		MachXO2-7000ZE	0.73	_	0.74	_	0.87	_	ns
		MachXO2-1200ZE	5.14		5.69		6.20		ns
	Clock to Data Setup – PIO	MachXO2-2000ZE	5.11	_	5.67	_	6.17	_	ns
t <sub>SU_DELPLL</sub>	Input Register with Data Input Delay	MachXO2-4000ZE	5.27	_	5.84	_	6.35	_	ns
		MachXO2-7000ZE	5.15	_	5.71	_	6.23	_	ns
		MachXO2-1200ZE	-1.36	_	-1.36	_	-1.36	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	-1.35	_	-1.35	_	-1.35	_	ns
<sup>t</sup> H_DELPLL	Register with Input Data Delay	MachXO2-4000ZE	-1.43	_	-1.43	_	-1.43	_	ns
		MachXO2-7000ZE	-1.41	_	-1.41	_	-1.41	_	ns
Generic DDR	X1 Inputs with Clock and Data A	ligned at Pin Using Po	CLK Pin	for Cloc	k Input -	GDDR	(1_RX.S	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After CLK		_	0.382		0.401		0.417	UI
t <sub>DVE</sub>	Input Data Hold After CLK	All MachXO2 devices, all sides	0.670	_	0.684	_	0.693	_	UI
f <sub>DATA</sub>	DDRX1 Input Data Speed		_	140	_	116	_	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	70	_	58	_	49	MHz
	Generic DDRX1 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Centered9, 12								
t <sub>SU</sub>	Input Data Setup Before CLK		1.319	_	1.412	_	1.462	_	ns
t <sub>HO</sub>	Input Data Hold After CLK	All MachXO2	0.717	_	1.010	_	1.340	_	ns
f <sub>DATA</sub>	DDRX1 Input Data Speed	devices, all sides	_	140	_	116	_	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	70	_	58	_	49	MHz
	X2 Inputs with Clock and Data A	ligned at Pin Using Po	CLK Pin	for Cloc	k Input -	GDDR	(2_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After CLK		_	0.361		0.346		0.334	UI
t <sub>DVE</sub>	Input Data Hold After CLK	MachXO2-640U,	0.602		0.625		0.648		UI
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	280	_	234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	bottom side only11	_	140	_	117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	70	_	59	_	49	MHz
	X2 Inputs with Clock and Data Ce	entered at Pin Using Po	LK Pin f	or Clock	Input –	GDDRX	2_RX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before CLK		0.472	_	0.672		0.865		ns
t <sub>HO</sub>	Input Data Hold After CLK	MachXO2-640U,	0.363		0.501		0.743		ns
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	280	_	234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	bottom side only <sup>11</sup>	_	140	_	117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	70	_	59	_	49	MHz
	4 Inputs with Clock and Data A	ligned at Pin Using Po	LK Pin	for Cloc	k Input -	GDDRX	4_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK		_	0.307	_	0.316	_	0.326	UI
t <sub>DVE</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.662	_	0.650	_	0.649	_	UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only <sup>11</sup>	_	210	_	176	_	146	MHz
i									



Figure 3-5. Receiver RX.CLK.Aligned and MEM DDR Input Waveforms




Figure 3-6. Receiver RX.CLK.Centered Waveforms




Figure 3-7. Transmitter TX.CLK.Aligned Waveforms





Figure 3-8. Transmitter TX.CLK.Centered and MEM DDR Output Waveforms





# sysCLOCK PLL Timing

## **Over Recommended Operating Conditions**

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)		7	400	MHz
f <sub>OUT</sub>	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)		1.5625	400	MHz
f <sub>OUT2</sub>	Output Frequency (CLKOS3 cascaded from CLKOS2)		0.0122	400	MHz
f <sub>VCO</sub>	PLL VCO Frequency		200	800	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		7	400	MHz
AC Characteri	stics				
t <sub>DT</sub>	Output Clock Duty Cycle	Without duty trim selected <sup>3</sup>	45	55	%
t <sub>DT_TRIM</sub> <sup>7</sup>	Edge Duty Trim Accuracy		-75	75	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy		-6	6	%
	Output Clask Payind litter	f <sub>OUT</sub> > 100 MHz	_	150	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 100 MHz	_	0.007	UIPP
		f <sub>OUT</sub> > 100 MHz	_	180	ps p-p
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> < 100 MHz	_	0.009	UIPP
. 1 8	Output Clock Phase Jitter	f <sub>PFD</sub> > 100 MHz	_	160	ps p-p
t <sub>OPJIT</sub> 1,8		f <sub>PFD</sub> < 100 MHz	_	0.011	UIPP
	0 + + 0 + D + +	f <sub>OUT</sub> > 100 MHz	_	230	ps p-p
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> < 100 MHz	_	0.12	UIPP
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> > 100 MHz	_	230	ps p-p
	(Fractional-N)	f <sub>OUT</sub> < 100 MHz	_	0.12	UIPP
t <sub>SPO</sub>	Static Phase Offset	Divider ratio = integer	-120	120	ps
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	0.9	_	ns
t <sub>LOCK</sub> <sup>2, 5</sup>	PLL Lock-in Time		_	15	ms
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
		f <sub>PFD</sub> ≥ 20 MHz	_	1,000	ps p-p
t <sub>IPJIT</sub> 6	Input Clock Period Jitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	ns
$t_{LO}$	Input Clock Low Time	10% to 10%	0.5	_	ns
t <sub>STABLE</sub> <sup>5</sup>	STANDBY High to PLL Stable		_	15	ms
t <sub>RST</sub>	RST/RESETM Pulse Width		1	_	ns
t <sub>RSTREC</sub>	RST Recovery Time		1	_	ns
t <sub>RST_DIV</sub>	RESETC/D Pulse Width		10	_	ns
t <sub>RSTREC_DIV</sub>	RESETC/D Recovery Time		1	_	ns
t <sub>ROTATE-SETUP</sub>	PHASESTEP Setup Time		10	_	ns




# **MachXO2 Oscillator Output Frequency**

Symbol	Parameter	Min.	Тур.	Max	Units
f <sub>MAX</sub>	Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)	125.685	133	140.315	MHz
	Oscillator Output Frequency (Industrial Grade Devices, –40 °C to 100 °C)	124.355	133	141.645	MHz
t <sub>DT</sub>	Output Clock Duty Cycle	43	50	57	%
t <sub>OPJIT</sub> 1	Output Clock Period Jitter	0.01	0.012	0.02	UIPP
t <sub>STABLEOSC</sub>	STDBY Low to Oscillator Stable	0.01	0.05	0.1	μs

<sup>1.</sup> Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

# **MachXO2 Standby Mode Timing – HC/HE Devices**

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_	_	9	ns
		LCMXO2-256		_		μs
		LCMXO2-640		_		μs
		LCMXO2-640U		_		μs
	USERSTDBY Low to Power Up	LCMXO2-1200	20	_	50	μs
t <sub>PWRUP</sub>		LCMXO2-1200U		_		μs
		LCMXO2-2000		_		μs
		LCMXO2-2000U		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
twstdby	USERSTDBY Pulse Width	All	18	_	_	ns



## **MachXO2 Standby Mode Timing – ZE Devices**

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_	_	13	ns
		LCMXO2-256		_		μs
		LCMXO2-640		_		μs
	USERSTDBY Low to Power Up	LCMXO2-1200	20	_	50	μs
<sup>T</sup> PWRUP		LCMXO2-2000		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
t <sub>WSTDBY</sub>	USERSTDBY Pulse Width	All	19	_	_	ns
t <sub>BNDGAPSTBL</sub>	USERSTDBY High to Bandgap Stable	All	_	_	15	ns



# **Ordering Information**

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

LATTICE

LCMXO2-1200ZE 1TG100C Datecode LCMXO2 256ZE 1UG64C Datecode

#### Notes:

- 1. Markings are abbreviated for small packages.
- 2. See PCN 05A-12 for information regarding a change to the top-side mark logo.



Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-7000HC-4TG144C	6864	2.5 V / 3.3 V	-4	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-5TG144C	6864	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-6TG144C	6864	2.5 V / 3.3 V	-6	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-4BG256C	6864	2.5 V / 3.3 V	-4	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-5BG256C	6864	2.5 V / 3.3 V	<del>-</del> 5	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-6BG256C	6864	2.5 V / 3.3 V	-6	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-4FTG256C	6864	2.5 V / 3.3 V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-5FTG256C	6864	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-6FTG256C	6864	2.5 V / 3.3 V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-4BG332C	6864	2.5 V / 3.3 V	-4	Halogen-Free caBGA	332	COM
LCMXO2-7000HC-5BG332C	6864	2.5 V / 3.3 V	<del>-</del> 5	Halogen-Free caBGA	332	COM
LCMXO2-7000HC-6BG332C	6864	2.5 V / 3.3 V	-6	Halogen-Free caBGA	332	COM
LCMXO2-7000HC-4FG400C	6864	2.5 V / 3.3 V	-4	Halogen-Free fpBGA	400	COM
LCMXO2-7000HC-5FG400C	6864	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free fpBGA	400	COM
LCMXO2-7000HC-6FG400C	6864	2.5 V / 3.3 V	-6	Halogen-Free fpBGA	400	COM
LCMXO2-7000HC-4FG484C	6864	2.5 V / 3.3 V	-4	Halogen-Free fpBGA	484	COM
LCMXO2-7000HC-5FG484C	6864	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free fpBGA	484	COM
LCMXO2-7000HC-6FG484C	6864	2.5 V / 3.3 V	-6	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200HC-4TG100CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-4	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-5TG100CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-6TG100CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-6	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-4MG132CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-4	Halogen-Free csBGA	132	COM
LCMXO2-1200HC-5MG132CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free csBGA	132	COM
LCMXO2-1200HC-6MG132CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-6	Halogen-Free csBGA	132	COM
LCMXO2-1200HC-4TG144CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-4	Halogen-Free TQFP	144	COM
LCMXO2-1200HC-5TG144CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	144	COM
LCMXO2-1200HC-6TG144CR1 <sup>1</sup>	1280	2.5 V / 3.3 V	-6	Halogen-Free TQFP	144	COM

<sup>1.</sup> Specifications for the "LCMXO2-1200HC-speed package CR1" are the same as the "LCMXO2-1200HC-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



# High-Performance Commercial Grade Devices without Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-2000HE-4TG100C	2112	1.2 V	-4	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-5TG100C	2112	1.2 V	<b>-</b> 5	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-6TG100C	2112	1.2 V	-6	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-4TG144C	2112	1.2 V	-4	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-5TG144C	2112	1.2 V	<b>-</b> 5	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-6TG144C	2112	1.2 V	-6	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-4MG132C	2112	1.2 V	-4	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-5MG132C	2112	1.2 V	<b>-</b> 5	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-6MG132C	2112	1.2 V	-6	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-4BG256C	2112	1.2 V	-4	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-5BG256C	2112	1.2 V	<b>-</b> 5	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-6BG256C	2112	1.2 V	-6	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-4FTG256C	2112	1.2 V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-2000HE-5FTG256C	2112	1.2 V	<b>-</b> 5	Halogen-Free ftBGA	256	COM
LCMXO2-2000HE-6FTG256C	2112	1.2 V	-6	Halogen-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-2000UHE-4FG484C	2112	1.2 V	-4	Halogen-Free fpBGA	484	COM
LCMXO2-2000UHE-5FG484C	2112	1.2 V	<del>-</del> 5	Halogen-Free fpBGA	484	COM
LCMXO2-2000UHE-6FG484C	2112	1.2 V	-6	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-4000HE-4TG144C	4320	1.2 V	-4	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-5TG144C	4320	1.2 V	<b>-</b> 5	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-6TG144C	4320	1.2 V	-6	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-4MG132C	4320	1.2 V	-4	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-5MG132C	4320	1.2 V	<b>-</b> 5	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-6MG132C	4320	1.2 V	-6	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-4BG256C	4320	1.2 V	-4	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-4MG184C	4320	1.2 V	-4	Halogen-Free csBGA	184	COM
LCMXO2-4000HE-5MG184C	4320	1.2 V	<b>-</b> 5	Halogen-Free csBGA	184	COM
LCMXO2-4000HE-6MG184C	4320	1.2 V	-6	Halogen-Free csBGA	184	COM
LCMXO2-4000HE-5BG256C	4320	1.2 V	<b>-</b> 5	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-6BG256C	4320	1.2 V	-6	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-4FTG256C	4320	1.2 V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-5FTG256C	4320	1.2 V	<b>-</b> 5	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-6FTG256C	4320	1.2 V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-4BG332C	4320	1.2 V	-4	Halogen-Free caBGA	332	COM
LCMXO2-4000HE-5BG332C	4320	1.2 V	<del>-</del> 5	Halogen-Free caBGA	332	COM



## Ordering Information MachXO2 Family Data Sheet

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-2000ZE-1UWG49ITR <sup>1</sup>	2112	1.2 V	-1	Halogen-Free WLCSP	49	IND
LCMXO2-2000ZE-1UWG49ITR50 <sup>3</sup>	2112	1.2 V	-1	Halogen-Free WLCSP	49	IND
LCMXO2-2000ZE-1UWG49ITR1K <sup>2</sup>	2112	1.2 V	-1	Halogen-Free WLCSP	49	IND
LCMXO2-2000ZE-1TG100I	2112	1.2 V	-1	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-2TG100I	2112	1.2 V	-2	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-3TG100I	2112	1.2 V	-3	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-1MG132I	2112	1.2 V	-1	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-2MG132I	2112	1.2 V	-2	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-3MG132I	2112	1.2 V	-3	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-1TG144I	2112	1.2 V	-1	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-2TG144I	2112	1.2 V	-2	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-3TG144I	2112	1.2 V	-3	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-1BG256I	2112	1.2 V	-1	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-2BG256I	2112	1.2 V	-2	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-3BG256I	2112	1.2 V	-3	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-1FTG256I	2112	1.2 V	-1	Halogen-Free ftBGA	256	IND
LCMXO2-2000ZE-2FTG256I	2112	1.2 V	-2	Halogen-Free ftBGA	256	IND
LCMXO2-2000ZE-3FTG256I	2112	1.2 V	-3	Halogen-Free ftBGA	256	IND

<sup>1.</sup> This part number has a tape and reel quantity of 5,000 units with a minimum order quantity of 10,000 units. Order quantities must be in increments of 5,000 units. For example, a 10,000 unit order will be shipped in two reels with one reel containing 5,000 units and the other reel with less than 5,000 units (depending on test yields). Unserviced backlog will be canceled.

<sup>2.</sup> This part number has a tape and reel quantity of 1,000 units with a minimum order quantity of 1,000. Order quantities must be in increments of 1,000 units. For example, a 5,000 unit order will be shipped as 5 reels of 1000 units each.

<sup>3.</sup> This part number has a tape and reel quantity of 50 units with a minimum order quantity of 50. Order quantities must be in increments of 50 units. For example, a 1,000 unit order will be shipped as 20 reels of 50 units each.



# High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-256HC-4SG32I	256	2.5 V / 3.3 V	-4	Halogen-Free QFN	32	IND
LCMXO2-256HC-5SG32I	256	2.5 V / 3.3 V	-5	Halogen-Free QFN	32	IND
LCMXO2-256HC-6SG32I	256	2.5 V / 3.3 V	-6	Halogen-Free QFN	32	IND
LCMXO2-256HC-4SG48I	256	2.5 V / 3.3 V	-4	Halogen-Free QFN	48	IND
LCMXO2-256HC-5SG48I	256	2.5 V / 3.3 V	-5	Halogen-Free QFN	48	IND
LCMXO2-256HC-6SG48I	256	2.5 V / 3.3 V	-6	Halogen-Free QFN	48	IND
LCMXO2-256HC-4UMG64I	256	2.5 V / 3.3 V	-4	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-5UMG64I	256	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-6UMG64I	256	2.5 V / 3.3 V	-6	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-4TG100I	256	2.5 V / 3.3 V	-4	Halogen-Free TQFP	100	IND
LCMXO2-256HC-5TG100I	256	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	100	IND
LCMXO2-256HC-6TG100I	256	2.5 V / 3.3 V	-6	Halogen-Free TQFP	100	IND
LCMXO2-256HC-4MG132I	256	2.5 V / 3.3 V	-4	Halogen-Free csBGA	132	IND
LCMXO2-256HC-5MG132I	256	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free csBGA	132	IND
LCMXO2-256HC-6MG132I	256	2.5 V / 3.3 V	-6	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-640HC-4SG48I	640	2.5 V / 3.3 V	-4	Halogen-Free QFN	48	IND
LCMXO2-640HC-5SG48I	640	2.5 V / 3.3 V	<del>-</del> 5	Halogen-Free QFN	48	IND
LCMXO2-640HC-6SG48I	640	2.5 V / 3.3 V	-6	Halogen-Free QFN	48	IND
LCMXO2-640HC-4TG100I	640	2.5 V / 3.3 V	-4	Halogen-Free TQFP	100	IND
LCMXO2-640HC-5TG100I	640	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	100	IND
LCMXO2-640HC-6TG100I	640	2.5 V / 3.3 V	-6	Halogen-Free TQFP	100	IND
LCMXO2-640HC-4MG132I	640	2.5 V / 3.3 V	-4	Halogen-Free csBGA	132	IND
LCMXO2-640HC-5MG132I	640	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free csBGA	132	IND
LCMXO2-640HC-6MG132I	640	2.5 V / 3.3 V	-6	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-640UHC-4TG144I	640	2.5 V / 3.3 V	-4	Halogen-Free TQFP	144	IND
LCMXO2-640UHC-5TG144I	640	2.5 V / 3.3 V	<b>-</b> 5	Halogen-Free TQFP	144	IND
LCMXO2-640UHC-6TG144I	640	2.5 V / 3.3 V	-6	Halogen-Free TQFP	144	IND



Date	Version	Section	Change Summary
May 2016	3.2	All	Moved designation for 84 QFN package information from 'Advanced' to 'Final'.
	Introduction		Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.  — Added 'Advanced' 48 QFN package.  — Revised footnote 6.  — Added footnote 9.
		DC and Switching Characteristics	Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Added footnote 12.
			Updated the MachXO2 External Switching Characteristics – ZE Devices section. Added footnote 12.
		Pinout Information	Updated the Signal Descriptions section. Added information on GND signal.
			Updated the Pinout Information Summary section.  — Added 'Advanced' MachXO2-256 48 QFN values.  — Added 'Advanced' MachXO2-640 48 QFN values.  — Added footnote to GND.  — Added footnotes 2 and 3.
		Ordering Information	Updated the MachXO2 Part Number Description section. Added 'Advanced' SG48 package and revised footnote.
			Updated the Ordering Information section.  — Added part numbers for 'Advanced' QFN 48 package.
March 2016	3.1 Introduction		Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.  — Added 32 QFN value for XO2-1200.  — Added 84 QFN (7 mm x 7 mm, 0.5 mm) package.  — Modified package name to 100-pin TQFP.  — Modified package name to 144-pin TQFP.  — Added footnote.
		Architecture	Updated the Typical I/O Behavior During Power-up section. Removed reference to TN1202.
		DC and Switching Characteristics	Updated the sysCONFIG Port Timing Specifications section. Revised t <sub>DPPDONE</sub> and t <sub>DPPINIT</sub> Max. values per PCN 03A-16, released March 2016.
		Pinout Information	Updated the Pinout Information Summary section.  — Added MachXO2-1200 32 QFN values.  — Added 'Advanced' MachXO2-4000 84 QFN values.
		Ordering Information	Updated the MachXO2 Part Number Description section. Added 'Advanced' QN84 package and footnote.
			Updated the Ordering Information section.  — Added part numbers for 1280 LUTs QFN 32 package.  — Added part numbers for 4320 LUTs QFN 84 package.
March 2015	3.0	Introduction	Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide.  — Changed 64-ball ucBGA dimension.
		Architecture	Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.



Date	Version	Section	Change Summary
May 2011	01.3	Multiple	Replaced "SED" with "SRAM CRC Error Detection" throughout the document.
		DC and Switching Characteristics	Added footnote 1 to Program Erase Specifications table.
		Pinout Information	Updated Pin Information Summary tables.
			Signal name SO/SISPISO changed to SO/SPISO in the Signal Descriptions table.
April 2011	01.2	_	Data sheet status changed from Advance to Preliminary.
		Introduction	Updated MachXO2 Family Selection Guide table.
		Architecture	Updated Supported Input Standards table.
			Updated sysMEM Memory Primitives diagram.
			Added differential SSTL and HSTL IO standards.
		DC and Switching Characteristics	Updates following parameters: POR voltage levels, DC electrical characteristics, static supply current for ZE/HE/HC devices, static power consumption contribution of different components – ZE devices, programming and erase Flash supply current.
			Added VREF specifications to sysIO recommended operating conditions.
			Updating timing information based on characterization.
			Added differential SSTL and HSTL IO standards.
		Ordering Information	Added Ordering Part Numbers for R1 devices, and devices in WLCSP packages.
			Added R1 device specifications.
January 2011	01.1	All	Included ultra-high I/O devices.
		DC and Switching Characteristics	Recommended Operating Conditions table – Added footnote 3.
			DC Electrical Characteristics table – Updated data for $\rm I_{IL}, I_{IH}. V_{HYST}$ typical values updated.
			Generic DDRX2 Outputs with Clock and Data Aligned at Pin (GDDRX2_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for T <sub>DIA</sub> and T <sub>DIB</sub> .
			Generic DDRX4 Outputs with Clock and Data Aligned at Pin (GDDRX4_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for T <sub>DIA</sub> and T <sub>DIB</sub> .
			Power-On-Reset Voltage Levels table - clarified note 3.
			Clarified VCCIO related recommended operating conditions specifications.
			Added power supply ramp rate requirements.
			Added Power Supply Ramp Rates table.
			Updated Programming/Erase Specifications table.
			Removed references to V <sub>CCP</sub> .
		Pinout Information	Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.
			Removed references to V <sub>CCP</sub> .
November 2010	01.0	_	Initial release.