



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details	
Product Status	Active
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	79
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200hc-6tg100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



DDR Memory Support

Certain PICs on the right edge of MachXO2-640U, MachXO2-1200/U and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

DQS Read Write Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage (V_{CCIO}). Each sysIO bank has its own V_{CCIO} . In addition, each bank has a voltage reference, V_{REF} which allows the use of referenced input buffers independent of the bank V_{CCIO} .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "T" and "C", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

User Flash Memory (UFM)

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I²C and SPI interfaces of the device. The UFM block offers the following features:

- · Non-volatile storage up to 256 kbits
- · 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- · Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

Standby Mode and Power Saving Options

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V V_{CC} and 3.3 V V_{CC} while the HE devices operate at 1.2 V V_{CC} .

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I²C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Clamp OFF and V _{CCIO} < V _{IN} < V _{IH} (MAX)	_	_	+175	μΑ
		Clamp OFF and V _{IN} = V _{CCIO}	-10	_	10	μΑ
 I _{IL} , I _{IH} ^{1, 4}	Input or I/O Leakage	Clamp OFF and $V_{\rm CCIO}$ –0.97 V < $V_{\rm IN}$ < $V_{\rm CCIO}$	-175	_	_	μΑ
		Clamp OFF and 0 V < V _{IN} < V _{CCIO} -0.97 V	_	_	10	μΑ
		Clamp OFF and V _{IN} = GND	—	_	10	μΑ
		Clamp ON and 0 V < V _{IN} < V _{CCIO}	—	_	10	μΑ
I _{PU}	I/O Active Pull-up Current	0 < V _{IN} < 0.7 V _{CCIO}	-30	_	-309	μΑ
I _{PD}	I/O Active Pull-down Current	V _{IL} (MAX) < V _{IN} < V _{CCIO}	30	_	305	μΑ
I _{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30	_	_	μΑ
I _{BHHS}	Bus Hold High sustaining current	V _{IN} = 0.7V _{CCIO}	-30	_	_	μΑ
I _{BHLO}	Bus Hold Low Overdrive current	$0 \le V_{IN} \le V_{CCIO}$	_	_	305	μΑ
Івнно	Bus Hold High Overdrive current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-309	μΑ
V _{BHT} ³	Bus Hold Trip Points		V _{IL} (MAX)	_	V _{IH} (MIN)	V
C1	I/O Capacitance ²	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5	9	pF
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$	3	5.5	7	pF
		V _{CCIO} = 3.3 V, Hysteresis = Large	_	450	_	mV
		V _{CCIO} = 2.5 V, Hysteresis = Large	—	250	_	mV
		V _{CCIO} = 1.8 V, Hysteresis = Large	_	125	_	mV
V	Hysteresis for Schmitt	V _{CCIO} = 1.5 V, Hysteresis = Large	_	100	_	mV
V _{HYST}	Trigger Inputs ⁵	V _{CCIO} = 3.3 V, Hysteresis = Small	—	250	_	mV
		V _{CCIO} = 2.5 V, Hysteresis = Small		150	_	mV
		V _{CCIO} = 1.8 V, Hysteresis = Small	_	60	_	mV
		V _{CCIO} = 1.5 V, Hysteresis = Small	_	40	_	mV

^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

^{2.} T_A 25 °C, f = 1.0 MHz.

^{3.} Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

^{4.} When V_{IH} is higher than V_{CCIO}, a transient current typically of 30 ns in duration or less with a peak current of 6 mA can occur on the high-to-low transition. For true LVDS output pins in MachXO2-640U, MachXO2-1200/U and larger devices, V_{IH} must be less than or equal to V_{CCIO}.

^{5.} With bus keeper circuit turned on. For more details, refer to TN1202, MachXO2 sysIO Usage Guide.



Typical Building Block Function Performance – ZE Devices¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

Function	–3 Timing	Units
Basic Functions		•
16-bit decoder	13.9	ns
4:1 MUX	10.9	ns
16:1 MUX	12.0	ns

Register-to-Register Performance

Function	–3 Timing	Units
Basic Functions		<u>.</u>
16:1 MUX	191	MHz
16-bit adder	134	MHz
16-bit counter	148	MHz
64-bit counter	77	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	90	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	214	MHz

The above timing numbers are generated using the Diamond design tool. Exact performance may vary
with device and tool version. The tool uses internal parameters that have been characterized but are not
tested on every device.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



			- 6			5	-4		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-256HC-HE	1.42	—	1.59	—	1.96	_	ns
		MachXO2-640HC-HE	1.41	_	1.58	_	1.96	_	ns
	Clock to Data Setup – PIO	MachXO2-1200HC-HE	1.63	_	1.79	_	2.17	_	ns
t _{SU_DEL}	Input Register with Data Input Delay	MachXO2-2000HC-HE	1.61	_	1.76	_	2.13	_	ns
		MachXO2-4000HC-HE	1.66	_	1.81	_	2.19	_	ns
		MachXO2-7000HC-HE	1.53	_	1.67	_	2.03	_	ns
		MachXO2-256HC-HE	-0.24		-0.24	_	-0.24		ns
		MachXO2-640HC-HE	-0.23		-0.23	_	-0.23		ns
i	Clock to Data Hold – PIO Input	MachXO2-1200HC-HE	-0.24		-0.24	_	-0.24	_	ns
t _{H_DEL}	Register with Input Data Delay	MachXO2-2000HC-HE	-0.23	_	-0.23	_	-0.23	_	ns
		MachXO2-4000HC-HE	-0.25	_	-0.25	_	-0.25	_	ns
		MachXO2-7000HC-HE	-0.21	_	-0.21	_	-0.21	_	ns
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	_	388	_	323	_	269	MHz
General I/O	Pin Parameters (Using Edge C	lock without PLL)		<u>I</u>	l .	<u>I</u>	<u>I</u>		
		MachXO2-1200HC-HE	_	7.53	_	7.76	_	8.10	ns
	Clock to Output – PIO Output	MachXO2-2000HC-HE	_	7.53	_	7.76	_	8.10	ns
t _{COE}	Register	MachXO2-4000HC-HE	_	7.45	_	7.68	_	8.00	ns
		MachXO2-7000HC-HE	_	7.53	_	7.76	_	8.10	ns
		MachXO2-1200HC-HE	-0.19	_	-0.19	_	-0.19	_	ns
	Clock to Data Setup – PIO	MachXO2-2000HC-HE	-0.19	_	-0.19	_	-0.19	_	ns
	Input Register	MachXO2-4000HC-HE	-0.16	_	-0.16	_	-0.16	_	ns
		MachXO2-7000HC-HE	-0.19	_	-0.19	_	-0.19	_	ns
		MachXO2-1200HC-HE	1.97	_	2.24	_	2.52	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	1.97	_	2.24	_	2.52	_	ns
t _{HE}	Register	MachXO2-4000HC-HE	1.89	_	2.16	_	2.43	_	ns
tsue Cinternation Cites and the Cites Cite		MachXO2-7000HC-HE	1.97	_	2.24	_	2.52	_	ns
		MachXO2-1200HC-HE	1.56	_	1.69	_	2.05	_	ns
_	Clock to Data Setup - PIO	MachXO2-2000HC-HE	1.56	_	1.69	_	2.05	_	ns
t _{SU_DELE}	Input Register with Data Input Delay	MachXO2-4000HC-HE	1.74	_	1.88	_	2.25	_	ns
	Bolay	MachXO2-7000HC-HE	1.66	_	1.81	_	2.17	_	ns
		MachXO2-1200HC-HE	-0.23	_	-0.23	_	-0.23	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	-0.23	_	-0.23	_	-0.23	_	ns
t _{H_DELE}	Register with Input Data Delay	MachXO2-4000HC-HE	-0.34	_	-0.34	_	-0.34	_	ns
		MachXO2-7000HC-HE	-0.29	_	-0.29	_	-0.29	_	ns
General I/O	Pin Parameters (Using Primary	y Clock with PLL)		I	I	I	l		1
		MachXO2-1200HC-HE	_	5.97	_	6.00	_	6.13	ns
	Clock to Output – PIO Output	MachXO2-2000HC-HE	_	5.98	_	6.01	_	6.14	ns
^t COPLL	Register	MachXO2-4000HC-HE	_	5.99	_	6.02	_	6.16	ns
		MachXO2-7000HC-HE	_	6.02	_	6.06	_	6.20	ns
		MachXO2-1200HC-HE	0.36	_	0.36	_	0.65	_	ns
i	Clock to Data Setup – PIO	MachXO2-2000HC-HE	0.36	_	0.36	_	0.63	_	ns
t _{SUPLL}	Input Register	MachXO2-4000HC-HE	0.35	_	0.35	_	0.62	_	ns
		MachXO2-7000HC-HE	0.34	_	0.34	_	0.59	_	ns
		IVIGOTICO TOURISTIC	0.07		0.04		0.00		113



			_	-6 -5		5	_	4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-1200HC-HE	0.41	_	0.48	_	0.55	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	0.42		0.49	_	0.56	_	ns
t _{HPLL}	Register	MachXO2-4000HC-HE	0.43	_	0.50	_	0.58	_	ns
		MachXO2-7000HC-HE	0.46	_	0.54	_	0.62	_	ns
		MachXO2-1200HC-HE	2.88	_	3.19	_	3.72	_	ns
	Clock to Data Setup – PIO	MachXO2-2000HC-HE	2.87	_	3.18	_	3.70	_	ns
t _{SU_DELPLL}	Input Register with Data Input Delay	MachXO2-4000HC-HE	2.96	_	3.28	_	3.81	_	ns
		MachXO2-7000HC-HE	3.05	_	3.35	_	3.87	_	ns
		MachXO2-1200HC-HE	-0.83		-0.83	_	-0.83	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	-0.83	_	-0.83	_	-0.83	_	ns
^t H_DELPLL	Register with Input Data Delay	MachXO2-4000HC-HE	-0.87	_	-0.87	_	-0.87	_	ns
		MachXO2-7000HC-HE	-0.91		-0.91	_	-0.91	_	ns
Generic DDF	RX1 Inputs with Clock and Data	Aligned at Pin Using PC	LK Pin	for Cloc	k Input -	GDDR	(1_RX.S	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After CLK			0.317		0.344		0.368	UI
t _{DVE}	Input Data Hold After CLK	All MachXO2 devices,	0.742	_	0.702	_	0.668	_	UI
f _{DATA}	DDRX1 Input Data Speed	all sides	_	300	_	250	_	208	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	150	_	125	_	104	MHz
Generic DDF	RX1 Inputs with Clock and Data C	Centered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_RX.SC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		0.566		0.560	_	0.538	_	ns
t _{HO}	Input Data Hold After CLK	All MachXO2 devices,	0.778		0.879	_	1.090	_	ns
f _{DATA}	DDRX1 Input Data Speed	all sides	_	300	_	250	_	208	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	150	_	125	_	104	MHz
Generic DDF	RX2 Inputs with Clock and Data	Aligned at Pin Using PC	LK Pin f	or Clock	· Input –	GDDRX	2_RX.E	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After CLK		_	0.316	_	0.342	_	0.364	UI
t _{DVE}	Input Data Hold After CLK	MachXO2-640U,	0.710	_	0.675	_	0.679	_	UI
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	664	_	554	_	462	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only ¹¹	_	332	_	277	_	231	MHz
f _{SCLK}	SCLK Frequency		_	166	_	139	_	116	MHz
Generic DDF	XX2 Inputs with Clock and Data C	entered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	2_RX.EC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		0.233		0.219	_	0.198	_	ns
t _{HO}	Input Data Hold After CLK	MachXO2-640U,	0.287	_	0.287	_	0.344	_	ns
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	664	_	554	_	462	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only ¹¹	_	332	_	277	_	231	MHz
f _{SCLK}	SCLK Frequency	1	_	166	_	139	_	116	MHz



			_	3	_	2	_	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-1200ZE	0.66	_	0.68	_	0.80	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	0.68	_	0.70	_	0.83	_	ns
t _{HPLL}	Register	MachXO2-4000ZE	0.68	_	0.71	_	0.84	_	ns
		MachXO2-7000ZE	0.73	_	0.74	_	0.87	_	ns
		MachXO2-1200ZE	5.14		5.69		6.20		ns
	Clock to Data Setup – PIO	MachXO2-2000ZE	5.11	_	5.67	_	6.17	_	ns
t _{SU_DELPLL}	Input Register with Data Input Delay	MachXO2-4000ZE	5.27	_	5.84	_	6.35	_	ns
		MachXO2-7000ZE	5.15	_	5.71	_	6.23	_	ns
		MachXO2-1200ZE	-1.36	_	-1.36	_	-1.36	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	-1.35	_	-1.35	_	-1.35	_	ns
^t H_DELPLL	Register with Input Data Delay	MachXO2-4000ZE	-1.43	_	-1.43	_	-1.43	_	ns
		MachXO2-7000ZE	-1.41	_	-1.41	_	-1.41	_	ns
Generic DDR	X1 Inputs with Clock and Data A	ligned at Pin Using Po	CLK Pin	for Cloc	k Input -	GDDR	(1_RX.S	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After CLK		_	0.382		0.401		0.417	UI
t _{DVE}	Input Data Hold After CLK	All MachXO2	0.670	_	0.684	_	0.693	_	UI
f _{DATA}	DDRX1 Input Data Speed	devices, all sides	_	140	_	116	_	98	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	70	_	58	_	49	MHz
	X1 Inputs with Clock and Data Ce	entered at Pin Using Po	CLK Pin 1	or Clock	Input –	GDDRX	1_RX.SC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		1.319	_	1.412	_	1.462	_	ns
t _{HO}	Input Data Hold After CLK	All MachXO2	0.717	_	1.010	_	1.340	_	ns
f _{DATA}	DDRX1 Input Data Speed	devices, all sides	_	140	_	116	_	98	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	70	_	58	_	49	MHz
	X2 Inputs with Clock and Data A	ligned at Pin Using Po	CLK Pin	for Cloc	k Input -	GDDR	(2_RX.E	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After CLK		_	0.361		0.346		0.334	UI
t _{DVE}	Input Data Hold After CLK	MachXO2-640U,	0.602		0.625		0.648		UI
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	280	_	234	_	194	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only11	_	140	_	117	_	97	MHz
f _{SCLK}	SCLK Frequency		_	70	_	59	_	49	MHz
	X2 Inputs with Clock and Data Ce	entered at Pin Using Po	LK Pin f	or Clock	Input –	GDDRX	2_RX.EC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		0.472	_	0.672		0.865		ns
t _{HO}	Input Data Hold After CLK	MachXO2-640U,	0.363		0.501		0.743		ns
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	280	_	234	_	194	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only ¹¹	_	140	_	117	_	97	MHz
f _{SCLK}	SCLK Frequency		_	70	_	59	_	49	MHz
	4 Inputs with Clock and Data A	ligned at Pin Using Po	LK Pin	for Cloc	k Input -	GDDRX	4_RX.E	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After ECLK		_	0.307	_	0.316	_	0.326	UI
t _{DVE}	Input Data Hold After ECLK	MachXO2-640U,	0.662	_	0.650	_	0.649	_	UI
f _{DATA}	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352	_	292	Mbps
f _{DDRX4}	DDRX4 ECLK Frequency	bottom side only ¹¹	_	210	_	176	_	146	MHz
i .									



Figure 3-5. Receiver RX.CLK.Aligned and MEM DDR Input Waveforms




Figure 3-6. Receiver RX.CLK.Centered Waveforms




Figure 3-7. Transmitter TX.CLK.Aligned Waveforms





Figure 3-8. Transmitter TX.CLK.Centered and MEM DDR Output Waveforms



46 - 28

34 - 19

35 - 20

36 - 21



Figure 3-9. GDDR71 Video Timing Waveforms

Receiver - Shown for one LVDS Channel # of Bits 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 Data In 4 / 5 / 6 / 0 / 1 / 2 / 3 / 756 Mbps Clock In 125 MHz Bit # Bit # Bit # For each Channel: ¦0x 10 - 1 20 - 8 30 - 15 40 - 22 7-bit Output Words ¦0x 11 - 2 12 - 3 21 **-** 9 22 **-** 10 31 - 16 32 - 17 41 - 23 42 - 24 !Ox to FPGA Fabric 23 - 11 43 - 25 Ox. 13 - 4 33 - 18 14 - 5 15 - 6 24 - 12 25 - 13 44 - 26 45 - 27


26 - 14

Transmitter - Shown for one LVDS Channel

0x

l ox

Ox.



16 - 7

Figure 3-10. Receiver GDDR71_RX. Waveforms





Figure 3-11. Transmitter GDDR71_TX. Waveforms





sysCLOCK PLL Timing

Over Recommended Operating Conditions

Parameter	Descriptions	Conditions	Min.	Max.	Units
f _{IN}	Input Clock Frequency (CLKI, CLKFB)		7	400	MHz
f _{OUT}	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)		1.5625	400	MHz
f _{OUT2}	Output Frequency (CLKOS3 cascaded from CLKOS2)		0.0122	400	MHz
f _{VCO}	PLL VCO Frequency		200	800	MHz
f _{PFD}	Phase Detector Input Frequency		7	400	MHz
AC Characteri	stics				
t _{DT}	Output Clock Duty Cycle	Without duty trim selected ³	45	55	%
t _{DT_TRIM} ⁷	Edge Duty Trim Accuracy		-75	75	%
t _{PH} ⁴	Output Phase Accuracy		-6	6	%
	Output Clask Payind litter	f _{OUT} > 100 MHz	_	150	ps p-p
	Output Clock Period Jitter	f _{OUT} < 100 MHz	_	0.007	UIPP
		f _{OUT} > 100 MHz	_	180	ps p-p
	Output Clock Cycle-to-cycle Jitter	f _{OUT} < 100 MHz	_	0.009	UIPP
. 1 8	0 0	Total Column Tota	ps p-p		
t _{OPJIT} 1,8	Output Clock Phase Jitter	f _{PFD} < 100 MHz	_	0.011	UIPP
	0 + +0+ + 5 + +1111 /5 +11 +111	f _{OUT} > 100 MHz	_	230	ps p-p
	Output Clock Period Jitter (Fractional-N)		_	0.12	UIPP
	Output Clock Cycle-to-cycle Jitter	f _{OUT} > 100 MHz	_	230	ps p-p
	(Fractional-N)	f _{OUT} < 100 MHz	_	0.12	UIPP
t _{SPO}	Static Phase Offset	= =	-120	120	ps
t _W	Output Clock Pulse Width	At 90% or 10% ³	0.9	_	ns
t _{LOCK} ^{2, 5}	PLL Lock-in Time		_	15	ms
t _{UNLOCK}	PLL Unlock Time		_	50	ns
		f _{PFD} ≥ 20 MHz	_	1,000	ps p-p
t _{IPJIT} 6	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	0.02	UIPP
t _{HI}	Input Clock High Time	90% to 90%	0.5	_	ns
t_{LO}	Input Clock Low Time	10% to 10%	0.5	_	ns
t _{STABLE} ⁵	STANDBY High to PLL Stable		_	15	ms
t _{RST}	RST/RESETM Pulse Width		1	_	ns
t _{RSTREC}	RST Recovery Time		1	_	ns
t _{RST_DIV}	RESETC/D Pulse Width		10	_	ns
t _{RSTREC_DIV}	RESETC/D Recovery Time		1	_	ns
t _{ROTATE-SETUP}	PHASESTEP Setup Time		10	_	ns



Signal Descriptions (Cont.)

Signal Name	I/O	Descriptions
INITN	I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, or when reserved as INITn in user mode, this pin has an active pull-up.
DONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. During configuration, or when reserved as DONE in user mode, this pin has an active pull-up.
MCLK/CCLK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA in SPI and SPIm configuration modes.
SN	I	Slave SPI active low chip select input.
CSSPIN	I/O	Master SPI active low chip select output.
SI/SPISI	I/O	Slave SPI serial data input and master SPI serial data output.
SO/SPISO	I/O	Slave SPI serial data output and master SPI serial data input.
SCL	I/O	Slave I ² C clock input and master I ² C clock output.
SDA	I/O	Slave I ² C data input and master I ² C data output.



Pinout Information Summary

		Ma	achXO2-2	256		Ma	chXO2-6	640	MachXO2-640U
	32 QFN ¹	48 QFN ³	64 ucBGA	100 TQFP	132 csBGA	48 QFN ³	100 TQFP	132 csBGA	144 TQFP
General Purpose I/O per Bank	· I	I.						•	•
Bank 0	8	10	9	13	13	10	18	19	27
Bank 1	2	10	12	14	14	10	20	20	26
Bank 2	9	10	11	14	14	10	20	20	28
Bank 3	2	10	12	14	14	10	20	20	26
Bank 4	0	0	0	0	0	0	0	0	0
Bank 5	0	0	0	0	0	0	0	0	0
Total General Purpose Single Ended I/O	21	40	44	55	55	40	78	79	107
Differential I/O per Bank									
Bank 0	4	5	5	7	7	5	9	10	14
Bank 1	1	5	6	7	7	5	10	10	13
Bank 2	4	5	5	7	7	5	10	10	14
Bank 3	1	5	6	7	7	5	10	10	13
Bank 4	0	0	0	0	0	0	0	0	0
Bank 5	0	0	0	0	0	0	0	0	0
Total General Purpose Differential I/O	10	20	22	28	28	20	39	40	54
Dual Function I/O	22	25	27	29	29	25	29	29	33
High-speed Differential I/O			<u> </u>		<u> </u>				
Bank 0	0	0	0	0	0	0	0	0	7
Gearboxes	1	<u> </u>	l		l				
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	0	0	0	0	0	0	0	0	7
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	0	0	0	0	0	0	0	0	7
DQS Groups	I	I	1		1			1	I
Bank 1	0	0	0	0	0	0	0	0	2
VCCIO Pins									
Bank 0	2	2	2	2	2	2	2	2	3
Bank 1	1	1	2	2	2	1	2	2	3
Bank 2	2	2	2	2	2	2	2	2	3
Bank 3	1	1	2	2	2	1	2	2	3
Bank 4	0	0	0	0	0	0	0	0	0
Bank 5	0	0	0	0	0	0	0	0	0
	•	T	_	Ī	_	Ī		1	T
VCC	2	2	2	2	2	2	2	2	4
GND ²	2	1	8	8	8	1	8	10	12
NC	0	0	1	26	58	0	3	32	8
Reserved for Configuration	1	1	1	1	1	1	1	1	1
Total Count of Bonded Pins	32	49	64	100	132	49	100	132	144

Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.
 For 48 QFN package, exposed die pad is the device ground.
 48-pin QFN information is 'Advanced'.



		M	achXO2-120	00		MachXO2-1200U
	100 TQFP	132 csBGA	144 TQFP	25 WLCSP	32 QFN ¹	256 ftBGA
General Purpose I/O per Bank	1					L
Bank 0	18	25	27	11	9	50
Bank 1	21	26	26	0	2	52
Bank 2	20	28	28	7	9	52
Bank 3	20	25	26	0	2	16
Bank 4	0	0	0	0	0	16
Bank 5	0	0	0	0	0	20
Total General Purpose Single Ended I/O	79	104	107	18	22	206
Differential I/O per Bank						
Bank 0	9	13	14	5	4	25
Bank 1	10	13	13	0	1	26
Bank 2	10	14	14	2	4	26
Bank 3	10	12	13	0	1	8
Bank 4	0	0	0	0	0	8
Bank 5	0	0	0	0	0	10
Total General Purpose Differential I/O	39	52	54	7	10	103
Dual Function I/O	31	33	33	18	22	33
High-speed Differential I/O						l
Bank 0	4	7	7	0	0	14
Gearboxes	1	l				L
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	4	7	7	0	0	14
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	5	7	7	0	2	14
DQS Groups						
Bank 1	1	2	2	0	0	2
VCCIO Pins						
Bank 0	2	3	3	1	2	4
Bank 1	2	3	3	0	1	4
Bank 2	2	3	3	1	2	4
Bank 3	3	3	3	0	1	1
Bank 4	0	0	0	0	0	2
Bank 5	0	0	0	0	0	1
VCC	2	4	4	2	2	8
GND	8	10	12	2	2	24
NC	1	1	8	0	0	1
Reserved for Configuration	1	1	1	1	1	1
Total Count of Bonded Pins	100	132	144	25	32	256
1 Lattice recommends coldering the centre		l .				

^{1.} Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



				MachX	D2-4000			
	84 QFN	132 csBGA	144 TQFP	184 csBGA	256 caBGA	256 ftBGA	332 caBGA	484 fpBGA
General Purpose I/O per Bank								
Bank 0	27	25	27	37	50	50	68	70
Bank 1	10	26	29	37	52	52	68	68
Bank 2	22	28	29	39	52	52	70	72
Bank 3	0	7	9	10	16	16	24	24
Bank 4	9	8	10	12	16	16	16	16
Bank 5	0	10	10	15	20	20	28	28
Total General Purpose Single Ended I/O	68	104	114	150	206	206	274	278
Differential I/O per Bank								
Bank 0	13	13	14	18	25	25	34	35
Bank 1	4	13	14	18	26	26	34	34
Bank 2	11	14	14	19	26	26	35	36
Bank 3	0	3	4	4	8	8	12	12
Bank 4	4	4	5	6	8	8	8	8
Bank 5	0	5	5	7	10	10	14	14
Total General Purpose Differential I/O	32	52	56	72	103	103	137	139
Dual Function I/O	28	37	37	37	37	37	37	37
High-speed Differential I/O				I	l		1	<u> </u>
Bank 0	8	8	9	8	18	18	18	18
Gearboxes		ı		1	I			I
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	8	8	9	9	18	18	18	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	11	14	14	12	18	18	18	18
DQS Groups		L		l	l		I	I.
Bank 1	1	2	2	2	2	2	2	2
VCCIO Pins								
Bank 0	3	3	3	3	4	4	4	10
Bank 1	1	3	3	3	4	4	4	10
Bank 2	2	3	3	3	4	4	4	10
Bank 3	1	1	1	1	1	1	2	3
Bank 4	1	1	1	1	2	2	1	4
Bank 5	1	1	1	1	1	1	2	3
VCC	4	4	4	4	8	8	8	12
GND	4	10	12	16	24	24	27	48
NC	1	1	1	1	1	1	5	105
Reserved for configuration	1	1	1	1	1	1	1	1
Total Count of Bonded Pins	84	132	144	184	256	256	332	484



For Further Information

For further information regarding logic signal connections for various packages please refer to the MachXO2 Device Pinout Files.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Users must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:


- Thermal Management document
- TN1198, Power Estimation and Management for MachXO2 Devices
- The Power Calculator tool is included with the Lattice design tools, or as a standalone download from www.latticesemi.com/software



MachXO2 Family Data Sheet Ordering Information

March 2017 Data Sheet DS1035

MachXO2 Part Number Description



^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-256ZE-1SG32C	256	1.2 V	-1	Halogen-Free QFN	32	COM
LCMXO2-256ZE-2SG32C	256	1.2 V	-2	Halogen-Free QFN	32	COM
LCMXO2-256ZE-3SG32C	256	1.2 V	-3	Halogen-Free QFN	32	COM
LCMXO2-256ZE-1UMG64C	256	1.2 V	-1	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-2UMG64C	256	1.2 V	-2	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-3UMG64C	256	1.2 V	-3	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-1TG100C	256	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-2TG100C	256	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-3TG100C	256	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-1MG132C	256	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-2MG132C	256	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-3MG132C	256	1.2 V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-640ZE-1TG100C	640	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-2TG100C	640	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-3TG100C	640	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-1MG132C	640	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-2MG132C	640	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-3MG132C	640	1.2 V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200ZE-1SG32C	1280	1.2 V	-1	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-2SG32C	1280	1.2 V	-2	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-3SG32C	1280	1.2 V	-3	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-1TG100C	1280	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-2TG100C	1280	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-3TG100C	1280	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-1MG132C	1280	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-2MG132C	1280	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-3MG132C	1280	1.2 V	-3	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-1TG144C	1280	1.2 V	-1	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-2TG144C	1280	1.2 V	-2	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-3TG144C	1280	1.2 V	-3	Halogen-Free TQFP	144	COM



R1 Device Specifications

The LCMXO2-1200ZE/HC "R1" devices have the same specifications as their Standard (non-R1) counterparts except as listed below. For more details on the R1 to Standard migration refer to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard Non-R1) Devices.

- The User Flash Memory (UFM) cannot be programmed through the internal WISHBONE interface. It can still be programmed through the JTAG/SPI/I²C ports.
- The on-chip differential input termination resistor value is higher than intended. It is approximately 200Ω as opposed to the intended 100Ω . It is recommended to use external termination resistors for differential inputs. The on-chip termination resistors can be disabled through Lattice design software.
- Soft Error Detection logic may not produce the correct result when it is run for the first time after configuration. To use this feature, discard the result from the first operation. Subsequent operations will produce the correct result.
- Under certain conditions, IIH exceeds data sheet specifications. The following table provides more details:

Condition	Clamp	Pad Rising IIH Max.	Pad Falling IIH Min.	Steady State Pad High IIH	Steady State Pad Low IIL
VPAD > VCCIO	OFF	1 mA	–1 mA	1 mA	10 μΑ
VPAD = VCCIO	ON	10 μΑ	–10 μA	10 μΑ	10 μΑ
VPAD = VCCIO	OFF	1 mA	–1 mA	1 mA	10 μΑ
VPAD < VCCIO	OFF	10 μΑ	–10 μA	10 μΑ	10 μΑ

- The user SPI interface does not operate correctly in some situations. During master read access and slave write access, the last byte received does not generate the RRDY interrupt.
- In GDDRX2, GDDRX4 and GDDR71 modes, ECLKSYNC may have a glitch in the output under certain conditions, leading to possible loss of synchronization.
- When using the hard I²C IP core, the I²C status registers I2C_1_SR and I2C_2_SR may not update correctly.
- PLL Lock signal will glitch high when coming out of standby. This glitch lasts for about 10 µsec before returning low.
- Dual boot only available on HC devices, requires tying VCC and VCCIO2 to the same 3.3 V or 2.5 V supply.



Date	Version	Section	Change Summary
February 2012	01.7	All	Updated document with new corporate logo.
	01.6		Data sheet status changed from preliminary to final.
		Introduction	MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP.
		DC and Switching Characteristics	Updated Flash Download Time table.
			Modified Storage Temperature in the Absolute Maximum Ratings section.
			Updated I _{DK} max in Hot Socket Specifications table.
			Modified Static Supply Current tables for ZE and HC/HE devices.
			Updated Power Supply Ramp Rates table.
			Updated Programming and Erase Supply Current tables.
			Updated data in the External Switching Characteristics table.
			Corrected Absolute Maximum Ratings for Dedicated Input Voltage Applied for LCMXO2 HC.
			DC Electrical Characteristics table – Minor corrections to conditions for I_{IL} , I_{IH} .
		Pinout Information	Removed references to 49-ball WLCSP.
			Signal Descriptions table – Updated description for GND, VCC, and VCCIOx.
			Updated Pin Information Summary table – Number of VCCIOs, GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256, 640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA.
		Ordering Information	Removed references to 49-ball WLCSP
August 2011	01.5	DC and Switching Characteristics	Updated ESD information.
		Ordering Information	Updated footnote for ordering WLCSP devices.
	01.4	Architecture	Updated information in Clock/Control Distribution Network and sys-CLOCK Phase Locked Loops (PLLs).
		DC and Switching Characteristics	Updated $I_{\rm IL}$ and $I_{\rm IH}$ conditions in the DC Electrical Characteristics table.
		Pinout Information	Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.
			Updated Pin Information Summary table: Dual Function I/O, DQS Groups Bank 1, Total General Purpose Single-Ended I/O, Differential I/O Per Bank, Total Count of Bonded Pins, Gearboxes.
			Added column of data for MachXO2-2000 49 WLCSP.
		Ordering Information	Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices.
			Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE-4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE-6FG484I.
			Added footnote for WLCSP package parts.
		Supplemental Information	Removed reference to Stand-alone Power Calculator for MachXO2 Devices. Added reference to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices.