

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	160
Number of Logic Elements/Cells	1280
Total RAM Bits	65536
Number of I/O	107
Number of Gates	-
Voltage - Supply	2.375V ~ 3.465V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200hc-6tg144ir1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO2 family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found in MachXO2-640/U and larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT usage.

The MachXO2 registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO2 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks on MachXO2-640U, MachXO2-1200/U and larger devices. These blocks are located at the ends of the on-chip Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO2 devices provide commonly used hardened functions such as SPI controller, I²C controller and timer/counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I²C and JTAG ports.


Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO2 devices are available for operation from 3.3 V, 2.5 V and 1.2 V power supplies, providing easy integration into the overall system.

PFU Blocks

The core of the MachXO2 device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.



Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



Table 2-4. PLL Signal Descriptions (Continued)

Port Name	I/O	Description
CLKOP	0	Primary PLL output clock (with phase shift adjustment)
CLKOS	0	Secondary PLL output clock (with phase shift adjust)
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals.
DPHSRC	0	Dynamic Phase source – ports or WISHBONE is active
STDBY	I	Standby signal to power down the PLL
RST	I	PLL reset without resetting the M-divider. Active high reset.
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.
RESETD	ı	Reset for CLKOS3 output divider only. Active high reset.
ENCLKOP	I	Enable PLL output CLKOP
ENCLKOS	I	Enable PLL output CLKOS when port is active
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active
PLLCLK	I	PLL data bus clock input signal
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.
PLLSTB	I	PLL data bus strobe signal
PLLWE	I	PLL data bus write enable signal
PLLADDR [4:0]	I	PLL data bus address
PLLDATI [7:0]	I	PLL data bus data input
PLLDATO [7:0]	0	PLL data bus data output
PLLACK	0	PLL data bus acknowledge signal

sysMEM Embedded Block RAM Memory

The MachXO2-640/U and larger devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



Table 2-5. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs used in your design to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. MachXO2 devices have been designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to max (up to 2 ^N -1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0

N = Address bit width.


The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.



Figure 2-11. Group of Four Programmable I/O Cells



Notes

- 1. Input gearbox is available only in PIC on the bottom edge of MachXO2-640U, MachXO2-1200/U and larger devices.
- 2. Output gearbox is available only in PIC on the top edge of MachXO2-640U, MachXO2-1200/U and larger devices.



Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.



Figure 2-18. MachXO2-1200U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 Banks





Figure 2-19. MachXO2-256, MachXO2-640/U and MachXO2-1200 Banks





MachXO2 Family Data Sheet DC and Switching Characteristics

March 2017 Data Sheet DS1035

Absolute Maximum Ratings^{1, 2, 3}

	MachXO2 ZE/HE (1.2 V)	MachXO2 HC (2.5 V / 3.3 V)
Supply Voltage V _{CC}	–0.5 V to 1.32 V	–0.5 V to 3.75 V
Output Supply Voltage V _{CCIO}	–0.5 V to 3.75 V	–0.5 V to 3.75 V
I/O Tri-state Voltage Applied ^{4, 5}	–0.5 V to 3.75 V	0.5 V to 3.75 V
Dedicated Input Voltage Applied ⁴	–0.5 V to 3.75 V	0.5 V to 3.75 V
Storage Temperature (Ambient)	–55 °C to 125 °C	–55 °C to 125 °C
Junction Temperature (T _J)	–40 °C to 125 °C	–40 °C to 125 °C

^{1.} Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
V _{CC} ¹	Core Supply Voltage for 1.2 V Devices	1.14	1.26	V
VCC	Core Supply Voltage for 2.5 V / 3.3 V Devices		V	
V _{CCIO} ^{1, 2, 3}	I/O Driver Supply Voltage	1.14	3.6	V
t _{JCOM}	Junction Temperature Commercial Operation	0	85	°C
t _{JIND}	Junction Temperature Industrial Operation	-40	100	°C

Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both the same voltage, they must also be the same supply.

Power Supply Ramp Rates¹

Symbol	Parameter	Min.	Тур.	Max.	Units
t _{RAMP}	Power supply ramp rates for all power supplies.	0.01	_	100	V/ms

^{1.} Assumes monotonic ramp rates.

^{2.} Compliance with the Lattice Thermal Management document is required.

^{3.} All voltages referenced to GND.

^{4.} Overshoot and undershoot of -2 V to $(V_{IHMAX} + 2)$ volts is permitted for a duration of <20 ns.

^{5.} The dual function I²C pins SCL and SDA are limited to -0.25 V to 3.75 V or to -0.3 V with a duration of <20 ns.

^{2.} See recommended voltages by I/O standard in subsequent table.

^{3.} V_{CCIO} pins of unused I/O banks should be connected to the V_{CC} power supply on boards.



			-6 -5		-5 -4		4		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-1200HC-HE	0.41	_	0.48	_	0.55	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	0.42		0.49	_	0.56	_	ns
t _{HPLL}	Register	MachXO2-4000HC-HE	0.43	_	0.50	_	0.58	_	ns
		MachXO2-7000HC-HE	0.46	_	0.54	_	0.62	_	ns
		MachXO2-1200HC-HE	2.88	_	3.19	_	3.72	_	ns
	Clock to Data Setup – PIO	MachXO2-2000HC-HE	2.87	_	3.18	_	3.70	_	ns
t _{SU_DELPLL}	Input Register with Data Input Delay	MachXO2-4000HC-HE	2.96	_	3.28	_	3.81	_	ns
		MachXO2-7000HC-HE	3.05	_	3.35	_	3.87	_	ns
		MachXO2-1200HC-HE	-0.83		-0.83	_	-0.83	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	-0.83	_	-0.83	_	-0.83	_	ns
^t H_DELPLL	Register with Input Data Delay	MachXO2-4000HC-HE	-0.87	_	-0.87	_	-0.87	_	ns
		MachXO2-7000HC-HE	-0.91		-0.91	_	-0.91	_	ns
Generic DDF	Generic DDRX1 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Aligned ^{9, 12}								
t _{DVA}	Input Data Valid After CLK			0.317		0.344		0.368	UI
t _{DVE}	Input Data Hold After CLK	All MachXO2 devices,	0.742	_	0.702	_	0.668	_	UI
f _{DATA}	DDRX1 Input Data Speed	all sides	_	300	_	250	_	208	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	150	_	125	_	104	MHz
Generic DDF	RX1 Inputs with Clock and Data C	Centered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_RX.SC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		0.566		0.560	_	0.538	_	ns
t _{HO}	Input Data Hold After CLK	All MachXO2 devices,	0.778		0.879	_	1.090	_	ns
f _{DATA}	DDRX1 Input Data Speed	all sides	_	300	_	250	_	208	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency		_	150	_	125	_	104	MHz
Generic DDF	RX2 Inputs with Clock and Data	Aligned at Pin Using PC	LK Pin f	or Clock	· Input –	GDDRX	2_RX.E	CLK.Ali	gned ^{9, 12}
t _{DVA}	Input Data Valid After CLK		_	0.316	_	0.342	_	0.364	UI
t _{DVE}	Input Data Hold After CLK	MachXO2-640U,	0.710	_	0.675	_	0.679	_	UI
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	664	_	554	_	462	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only ¹¹	_	332	_	277	_	231	MHz
f _{SCLK}	SCLK Frequency		_	166	_	139	_	116	MHz
Generic DDF	XX2 Inputs with Clock and Data C	entered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	2_RX.EC	LK.Cen	tered ^{9, 12}
t _{SU}	Input Data Setup Before CLK		0.233		0.219	_	0.198	_	ns
t _{HO}	Input Data Hold After CLK	MachXO2-640U,	0.287	_	0.287	_	0.344	_	ns
f _{DATA}	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	664	_	554	_	462	Mbps
f _{DDRX2}	DDRX2 ECLK Frequency	bottom side only ¹¹	_	332	_	277	_	231	MHz
f _{SCLK}	SCLK Frequency	1	_	166	_	139	_	116	MHz



			_	-6	_	·5	_	-4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
	R4 Inputs with Clock and Data A								
t _{DVA}	Input Data Valid After ECLK			0.290		0.320		0.345	UI
t _{DVE}	Input Data Hold After ECLK	Mash VOO CAOU	0.739	_	0.699	_	0.703	_	UI
f _{DATA}	DDRX4 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and larger devices,	_	756	_	630	_	524	Mbps
foody	DDRX4 ECLK Frequency	bottom side only.11		378		315	_	262	MHz
f _{SCLK}	SCLK Frequency	-		95		79		66	MHz
	R4 Inputs with Clock and Data Co	 entered at Pin Using PC	K Pin fo		Input –		1 BX.FC		
t _{SU}	Input Data Setup Before ECLK		0.233		0.219		0.198		ns
t _{HO}	Input Data Hold After ECLK	 	0.287	_	0.287		0.344		ns
f _{DATA}	DDRX4 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and larger devices,	_	756	_	630	_	524	Mbps
f _{DDRX4}	DDRX4 ECLK Frequency	bottom side only.11		378		315	_	262	MHz
f _{SCLK}	SCLK Frequency			95		79	_	66	MHz
	outs (GDDR71_RX.ECLK.7:1) ^{9,}	12				, ,			1 1111 12
t _{DVA}	Input Data Valid After ECLK		_	0.290	_	0.320	_	0.345	UI
t _{DVE}	Input Data Hold After ECLK		0.739	_	0.699	_	0.703	_	UI
f _{DATA}	DDR71 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and	_	756	_	630	_	524	Mbps
f _{DDR71}	DDR71 ECLK Frequency	larger devices, bottom		378		315		262	MHz
f _{CLKIN}	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)	side only. ¹¹	_	108	_	90	_	75	MHz
Generic DDF	R Outputs with Clock and Data	 Aligned at Pin Using PC	LK Pin f	or Clock	l 	- GDDRX	(1 TX.S	CLK.Ali	aned ^{9, 12}
t _{DIA}	Output Data Invalid After CLK Output			0.520	_	0.550	_	0.580	ns
t _{DIB}	Output Data Invalid Before CLK Output	All MachXO2 devices, all sides.	_	0.520	_	0.550	_	0.580	ns
f _{DATA}	DDRX1 Output Data Speed	un sides.		300		250		208	Mbps
f _{DDRX1}	DDRX1 SCLK frequency			150		125		104	MHz
	R Outputs with Clock and Data C	entered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_TX.SC	LK.Cen	tered ^{9, 12}
t _{DVB}	Output Data Valid Before CLK Output		1.210	_	1.510	_	1.870	_	ns
t _{DVA}	Output Data Valid After CLK Output	All MachXO2 devices,	1.210	_	1.510	_	1.870	_	ns
f _{DATA}	DDRX1 Output Data Speed	all sides.		300	_	250	_	208	Mbps
f _{DDRX1}	DDRX1 SCLK Frequency (minimum limited by PLL)		_	150	_	125	_	104	MHz
Generic DDF	RX2 Outputs with Clock and Data	a Aligned at Pin Using P	CLK Pin	for Cloc	k Input -	- GDDR	X2_TX.E	CLK.Ali	gned ^{9, 12}
t _{DIA}	Output Data Invalid After CLK Output		_	0.200	_	0.215		0.230	ns
t _{DIB}	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U and	_	0.200	_	0.215	_	0.230	ns
f _{DATA}	DDRX2 Serial Output Data Speed	larger devices, top side only.	_	664	_	554	_	462	Mbps
f _{DDRX2}	DDRX2 ECLK frequency	,	_	332	_	277	_	231	MHz
f _{SCLK}	SCLK Frequency	1	_	166	_	139	_	116	MHz
JOLA	11.1.17		l		l	- -	l	ı -	1



			-3 -2			_	-1		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
- aramotor	2000 ii piioii	MachXO2-256ZE	2.62		2.91		3.14		ns
		MachXO2-640ZE	2.56		2.85		3.08		ns
	Clock to Data Setup - PIO	MachXO2-1200ZE	2.30	_	2.57		2.79		ns
t _{SU_DEL}	Input Register with Data Input Delay	MachXO2-2000ZE	2.25	_	2.50	_	2.70	_	ns
	Delay	MachXO2-4000ZE	2.39	_	2.60	_	2.76	_	ns
		MachXO2-7000ZE	2.17	_	2.33	_	2.43	_	ns
		MachXO2-256ZE	-0.44	_	-0.44	_	-0.44	_	ns
		MachXO2-640ZE	-0.43	_	-0.43	_	-0.43	_	ns
	Clock to Data Hold – PIO Input	MachXO2-1200ZE	-0.28	_	-0.28	_	-0.28	_	ns
t _{H_DEL}	Register with Input Data Delay	MachXO2-2000ZE	-0.31	_	-0.31	_	-0.31	_	ns
		MachXO2-4000ZE	-0.34	_	-0.34	_	-0.34	_	ns
		MachXO2-7000ZE	-0.21	_	-0.21	_	-0.21	_	ns
f _{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	_	150	_	125	_	104	MHz
General I/O P	Pin Parameters (Using Edge Cl	ock without PLL)							
		MachXO2-1200ZE		11.10		11.51		11.91	ns
	Clock to Output – PIO Output Register	MachXO2-2000ZE	_	11.10	_	11.51	_	11.91	ns
t _{COE}		MachXO2-4000ZE	_	10.89		11.28		11.67	ns
		MachXO2-7000ZE	_	11.10	_	11.51	_	11.91	ns
	Clock to Data Setup – PIO Input Register	MachXO2-1200ZE	-0.23	_	-0.23	_	-0.23	_	ns
		MachXO2-2000ZE	-0.23	_	-0.23	_	-0.23	_	ns
t _{SUE}		MachXO2-4000ZE	-0.15	_	-0.15	_	-0.15	_	ns
		MachXO2-7000ZE	-0.23	_	-0.23	_	-0.23	_	ns
		MachXO2-1200ZE	3.81	_	4.11	_	4.52	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	3.81	_	4.11	_	4.52	_	ns
t _{HE}	Register	MachXO2-4000ZE	3.60	_	3.89	_	4.28	_	ns
		MachXO2-7000ZE	3.81	_	4.11	_	4.52	_	ns
		MachXO2-1200ZE	2.78	_	3.11	_	3.40	_	ns
	Clock to Data Setup – PIO Input Register with Data Input	MachXO2-2000ZE	2.78	_	3.11	_	3.40	_	ns
t _{SU_DELE}	Delay	MachXO2-4000ZE	3.11	_	3.48	_	3.79	_	ns
	,	MachXO2-7000ZE	2.94	_	3.30	_	3.60	_	ns
		MachXO2-1200ZE	-0.29	_	-0.29		-0.29	_	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	-0.29	_	-0.29	_	-0.29	—	ns
t _{H_DELE}	Register with Input Data Delay	MachXO2-4000ZE	-0.46	_	-0.46		-0.46	_	ns
		MachXO2-7000ZE	-0.37	_	-0.37	_	-0.37	_	ns
General I/O F	Pin Parameters (Using Primary	Clock with PLL)							
		MachXO2-1200ZE		7.95		8.07	_	8.19	ns
toonu	Clock to Output – PIO Output	MachXO2-2000ZE	_	7.97	_	8.10	_	8.22	ns
t _{COPLL}	Register	MachXO2-4000ZE	_	7.98	_	8.10	_	8.23	ns
		MachXO2-7000ZE	_	8.02	_	8.14	_	8.26	ns
		MachXO2-1200ZE	0.85		0.85	_	0.89	_	ns
tour	Clock to Data Setup - PIO	MachXO2-2000ZE	0.84	1	0.84	1	0.86	1	ns
t _{SUPLL}	Input Register	MachXO2-4000ZE	0.84		0.84		0.85	_	ns
		MachXO2-7000ZE	0.83	_	0.83	_	0.81	_	ns



sysCLOCK PLL Timing (Continued)

Over Recommended Operating Conditions

Parameter	Descriptions	Conditions	Min.	Max.	Units
t _{ROTATE_WD}	PHASESTEP Pulse Width		4	_	VCO Cycles

- 1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.
- 2. Output clock is valid after t_{I OCK} for PLL reset and dynamic delay adjustment.
- 3. Using LVDS output buffers.
- CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide for more details.
- 5. At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.
- 6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.
- 7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.
- 8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.




MachXO2 Oscillator Output Frequency

Symbol	Parameter	Min.	Тур.	Max	Units
f _{MAX}	Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)	125.685	133	140.315	MHz
	Oscillator Output Frequency (Industrial Grade Devices, –40 °C to 100 °C)	124.355	133	141.645	MHz
t _{DT}	Output Clock Duty Cycle	43	50	57	%
t _{OPJIT} 1	Output Clock Period Jitter	0.01	0.012	0.02	UIPP
t _{STABLEOSC}	STDBY Low to Oscillator Stable	0.01	0.05	0.1	μs

^{1.} Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

MachXO2 Standby Mode Timing – HC/HE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t _{PWRDN}	USERSTDBY High to Stop	All	_	_	9	ns
		LCMXO2-256		_		μs
		LCMXO2-640		_		μs
[‡] PWRUP		LCMXO2-640U		_		μs
	USERSTDBY Low to Power Up	LCMXO2-1200	20	_	50	μs
		LCMXO2-1200U		_		μs
		LCMXO2-2000		_		μs
		LCMXO2-2000U		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
twstdby	USERSTDBY Pulse Width	All	18	_	_	ns



MachXO2 Standby Mode Timing – ZE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t _{PWRDN}	USERSTDBY High to Stop	All	_	_	13	ns
		LCMXO2-256		_		μs
t _{PWRUP}	USERSTDBY Low to Power Up	LCMXO2-640		_		μs
		LCMXO2-1200	20	_	50	μs
		LCMXO2-2000		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
t _{WSTDBY}	USERSTDBY Pulse Width	All	19	_	_	ns
t _{BNDGAPSTBL}	USERSTDBY High to Bandgap Stable	All	_	_	15	ns



		MachXO2-1200U				
	100 TQFP	132 csBGA	144 TQFP	25 WLCSP	32 QFN ¹	256 ftBGA
General Purpose I/O per Bank	1	l				L
Bank 0	18	25	27	11	9	50
Bank 1	21	26	26	0	2	52
Bank 2	20	28	28	7	9	52
Bank 3	20	25	26	0	2	16
Bank 4	0	0	0	0	0	16
Bank 5	0	0	0	0	0	20
Total General Purpose Single Ended I/O	79	104	107	18	22	206
Differential I/O per Bank						
Bank 0	9	13	14	5	4	25
Bank 1	10	13	13	0	1	26
Bank 2	10	14	14	2	4	26
Bank 3	10	12	13	0	1	8
Bank 4	0	0	0	0	0	8
Bank 5	0	0	0	0	0	10
Total General Purpose Differential I/O	39	52	54	7	10	103
Dual Function I/O	31	33	33	18	22	33
High-speed Differential I/O	1					L
Bank 0	4	7	7	0	0	14
Gearboxes	ı					l
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	4	7	7	0	0	14
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	5	7	7	0	2	14
DQS Groups		l				1
Bank 1	1	2	2	0	0	2
VCCIO Pins						
Bank 0	2	3	3	1	2	4
Bank 1	2	3	3	0	1	4
Bank 2	2	3	3	1	2	4
Bank 3	3	3	3	0	1	1
Bank 4	0	0	0	0	0	2
Bank 5	0	0	0	0	0	1
VCC	2	4	4	2	2	8
GND	8	10	12	2	2	24
NC	1	1	8	0	0	1
Reserved for Configuration	1	1	1	1	1	1
Total Count of Bonded Pins	100	132	144	25	32	256
1 Lattice recommends coldering the centre		l .				

^{1.} Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



	MachXO2-4000							
	84 QFN	132 csBGA	144 TQFP	184 csBGA	256 caBGA	256 ftBGA	332 caBGA	484 fpBGA
General Purpose I/O per Bank								
Bank 0	27	25	27	37	50	50	68	70
Bank 1	10	26	29	37	52	52	68	68
Bank 2	22	28	29	39	52	52	70	72
Bank 3	0	7	9	10	16	16	24	24
Bank 4	9	8	10	12	16	16	16	16
Bank 5	0	10	10	15	20	20	28	28
Total General Purpose Single Ended I/O	68	104	114	150	206	206	274	278
Differential I/O per Bank								
Bank 0	13	13	14	18	25	25	34	35
Bank 1	4	13	14	18	26	26	34	34
Bank 2	11	14	14	19	26	26	35	36
Bank 3	0	3	4	4	8	8	12	12
Bank 4	4	4	5	6	8	8	8	8
Bank 5	0	5	5	7	10	10	14	14
Total General Purpose Differential I/O	32	52	56	72	103	103	137	139
Dual Function I/O	28	37	37	37	37	37	37	37
High-speed Differential I/O								
Bank 0	8	8	9	8	18	18	18	18
Gearboxes		1		ı	I			
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	8	8	9	9	18	18	18	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	11	14	14	12	18	18	18	18
DQS Groups								
Bank 1	1	2	2	2	2	2	2	2
VCCIO Pins								
Bank 0	3	3	3	3	4	4	4	10
Bank 1	1	3	3	3	4	4	4	10
Bank 2	2	3	3	3	4	4	4	10
Bank 3	1	1	1	1	1	1	2	3
Bank 4	1	1	1	1	2	2	1	4
Bank 5	1	1	1	1	1	1	2	3
VCC	4	4	4	4	8	8	8	12
GND	4	10	12	16	24	24	27	48
NC	1	1	1	1	1	1	5	105
Reserved for configuration	1	1	1	1	1	1	1	1
Total Count of Bonded Pins	84	132	144	184	256	256	332	484



	MachXO2-7000					
	144 TQFP	256 caBGA	256 ftBGA	332 caBGA	400 caBGA	484 fpBGA
General Purpose I/O per Bank		I				
Bank 0	27	50	50	68	83	82
Bank 1	29	52	52	70	84	84
Bank 2	29	52	52	70	84	84
Bank 3	9	16	16	24	28	28
Bank 4	10	16	16	16	24	24
Bank 5	10	20	20	30	32	32
Total General Purpose Single Ended I/O	114	206	206	278	335	334
Differential I/O per Bank						
Bank 0	14	25	25	34	42	41
Bank 1	14	26	26	35	42	42
Bank 2	14	26	26	35	42	42
Bank 3	4	8	8	12	14	14
Bank 4	5	8	8	8	12	12
Bank 5	5	10	10	15	16	16
Total General Purpose Differential I/O	56	103	103	139	168	167
Dual Function I/O	37	37	37	37	37	37
High-speed Differential I/O		01	01	01	01	01
Bank 0	9	20	20	21	21	21
Gearboxes						
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	9	20	20	21	21	21
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	14	20	20	21	21	21
DQS Groups						
Bank 1	2	2	2	2	2	2
VCCIO Pins						
Bank 0	3	4	4	4	5	10
Bank 1	3	4	4	4	5	10
Bank 2	3	4	4	4	5	10
Bank 3	1	1	1	2	2	3
Bank 4	1	2	2	1	2	4
Bank 5	1	1	1	2	2	3
	1 -	1 -		T =		I
VCC	4	8	8	8	10	12
GND	12	24	24	27	33	48
NC	1	1	1	1	0	49
Reserved for Configuration	1	1	1	1	1	1
Total Count of Bonded Pins	144	256	256	332	400	484



R1 Device Specifications

The LCMXO2-1200ZE/HC "R1" devices have the same specifications as their Standard (non-R1) counterparts except as listed below. For more details on the R1 to Standard migration refer to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard Non-R1) Devices.

- The User Flash Memory (UFM) cannot be programmed through the internal WISHBONE interface. It can still be programmed through the JTAG/SPI/I²C ports.
- The on-chip differential input termination resistor value is higher than intended. It is approximately 200Ω as opposed to the intended 100Ω . It is recommended to use external termination resistors for differential inputs. The on-chip termination resistors can be disabled through Lattice design software.
- Soft Error Detection logic may not produce the correct result when it is run for the first time after configuration. To use this feature, discard the result from the first operation. Subsequent operations will produce the correct result.
- Under certain conditions, IIH exceeds data sheet specifications. The following table provides more details:

Condition	Clamp	Pad Rising IIH Max.	Pad Falling IIH Min.	Steady State Pad High IIH	Steady State Pad Low IIL
VPAD > VCCIO	OFF	1 mA	–1 mA	1 mA	10 μΑ
VPAD = VCCIO	ON	10 μΑ	–10 μA	10 μΑ	10 μΑ
VPAD = VCCIO	OFF	1 mA	–1 mA	1 mA	10 μΑ
VPAD < VCCIO	OFF	10 μΑ	–10 μA	10 μΑ	10 μΑ

- The user SPI interface does not operate correctly in some situations. During master read access and slave write access, the last byte received does not generate the RRDY interrupt.
- In GDDRX2, GDDRX4 and GDDR71 modes, ECLKSYNC may have a glitch in the output under certain conditions, leading to possible loss of synchronization.
- When using the hard I²C IP core, the I²C status registers I2C_1_SR and I2C_2_SR may not update correctly.
- PLL Lock signal will glitch high when coming out of standby. This glitch lasts for about 10 µsec before returning low.
- Dual boot only available on HC devices, requires tying VCC and VCCIO2 to the same 3.3 V or 2.5 V supply.



Date	Version	Section	Change Summary
May 2016	3.2	All	Moved designation for 84 QFN package information from 'Advanced' to 'Final'.
		Introduction	Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Added 'Advanced' 48 QFN package. — Revised footnote 6. — Added footnote 9.
		DC and Switching Characteristics	Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Added footnote 12.
			Updated the MachXO2 External Switching Characteristics – ZE Devices section. Added footnote 12.
		Pinout Information	Updated the Signal Descriptions section. Added information on GND signal.
			Updated the Pinout Information Summary section. — Added 'Advanced' MachXO2-256 48 QFN values. — Added 'Advanced' MachXO2-640 48 QFN values. — Added footnote to GND. — Added footnotes 2 and 3.
		Ordering Information	Updated the MachXO2 Part Number Description section. Added 'Advanced' SG48 package and revised footnote.
			Updated the Ordering Information section. — Added part numbers for 'Advanced' QFN 48 package.
March 2016	3.1	Introduction	Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Added 32 QFN value for XO2-1200. — Added 84 QFN (7 mm x 7 mm, 0.5 mm) package. — Modified package name to 100-pin TQFP. — Modified package name to 144-pin TQFP. — Added footnote.
		Architecture	Updated the Typical I/O Behavior During Power-up section. Removed reference to TN1202.
		DC and Switching Characteristics	Updated the sysCONFIG Port Timing Specifications section. Revised t _{DPPDONE} and t _{DPPINIT} Max. values per PCN 03A-16, released March 2016.
		Pinout Information	Updated the Pinout Information Summary section. — Added MachXO2-1200 32 QFN values. — Added 'Advanced' MachXO2-4000 84 QFN values.
		Ordering Information	Updated the MachXO2 Part Number Description section. Added 'Advanced' QN84 package and footnote.
			Updated the Ordering Information section. — Added part numbers for 1280 LUTs QFN 32 package. — Added part numbers for 4320 LUTs QFN 84 package.
March 2015	3.0	Introduction	Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Changed 64-ball ucBGA dimension.
		Architecture	Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins.



Date	Version	Section	Change Summary
January 2013	02.0	Introduction	Updated the total number IOs to include JTAGENB.
		Architecture	Supported Output Standards table – Added 3.3 $\rm V_{\rm CCIO}$ (Typ.) to LVDS row.
			Changed SRAM CRC Error Detection to Soft Error Detection.
		DC and Switching Characteristics	Power Supply Ramp Rates table – Updated Units column for t _{RAMP} symbol.
			Added new Maximum sysIO Buffer Performance table.
			sysCLOCK PLL Timing table – Updated Min. column values for $f_{\rm IN}$, $f_{\rm OUT}$, $f_{\rm OUT2}$ and $f_{\rm PFD}$ parameters. Added $t_{\rm SPO}$ parameter. Updated footnote 6.
			MachXO2 Oscillator Output Frequency table – Updated symbol name for t _{STABLEOSC} .
			DC Electrical Characteristics table – Updated conditions for $I_{\rm IL,}$ $I_{\rm IH}$ symbols.
			Corrected parameters tDQVBS and tDQVAS
			Corrected MachXO2 ZE parameters tDVADQ and tDVEDQ
		Pinout Information	Included the MachXO2-4000HE 184 csBGA package.
		Ordering Information	Updated part number.
April 2012	01.9	Architecture	Removed references to TN1200.
		Ordering Information	Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package.
			Added new part number and footnote 2 for LCMXO2-1200ZE-1UWG25ITR50.
			Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR.
		Supplemental Information	Removed references to TN1200.
March 2012	01.8	Introduction	Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table.
		DC and Switching Characteristics	Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing diagram.
		Pinout Information	Removed footnote from Pin Information Summary tables.
			Added 32 QFN package to Pin Information Summary table.
		Ordering Information	Updated Part Number Description and Ordering Information tables for 32 QFN package.
			Updated topside mark diagram in the Ordering Information section.