



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 160   |
| Number of Logic Elements/Cells | 1280  |
| Total RAM Bits                 | 65536   |
| Number of I/O                  | 107   |
| Number of Gates                | -   |
| Voltage - Supply               | 1.14V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 144-LQFP  |
| Supplier Device Package        | 144-TQFP (20x20)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200ze-2tg144cr1">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200ze-2tg144cr1</a> |

## Features

### ■ Flexible Logic Architecture

- Six devices with 256 to 6864 LUT4s and 18 to 334 I/Os

### ■ Ultra Low Power Devices

- Advanced 65 nm low power process
- As low as 22  $\mu$ W standby power
- Programmable low swing differential I/Os
- Stand-by mode and other power saving options

### ■ Embedded and Distributed Memory

- Up to 240 kbits sysMEM™ Embedded Block RAM
- Up to 54 kbits Distributed RAM
- Dedicated FIFO control logic

### ■ On-Chip User Flash Memory

- Up to 256 kbits of User Flash Memory
- 100,000 write cycles
- Accessible through WISHBONE, SPI, I<sup>2</sup>C and JTAG interfaces
- Can be used as soft processor PROM or as Flash memory

### ■ Pre-Engineered Source Synchronous I/O

- DDR registers in I/O cells
- Dedicated gearing logic
- 7:1 Gearing for Display I/Os
- Generic DDR, DDRX2, DDRX4
- Dedicated DDR/DDR2/LPDDR memory with DQS support

### ■ High Performance, Flexible I/O Buffer

- Programmable sysIO™ buffer supports wide range of interfaces:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2
  - LVTTTL
  - PCI
  - LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
  - SSTL 25/18
  - HSTL 18
  - Schmitt trigger inputs, up to 0.5 V hysteresis
- I/Os support hot socketing
- On-chip differential termination
- Programmable pull-up or pull-down mode

### ■ Flexible On-Chip Clocking

- Eight primary clocks
- Up to two edge clocks for high-speed I/O interfaces (top and bottom sides only)
- Up to two analog PLLs per device with fractional-n frequency synthesis
  - Wide input frequency range (7 MHz to 400 MHz)

### ■ Non-volatile, Infinitely Reconfigurable

- Instant-on – powers up in microseconds
- Single-chip, secure solution
- Programmable through JTAG, SPI or I<sup>2</sup>C
- Supports background programming of non-volatile memory
- Optional dual boot with external SPI memory

### ■ TransFR™ Reconfiguration

- In-field logic update while system operates

### ■ Enhanced System Level Support

- On-chip hardened functions: SPI, I<sup>2</sup>C, timer/counter
- On-chip oscillator with 5.5% accuracy
- Unique TraceID for system tracking
- One Time Programmable (OTP) mode
- Single power supply with extended operating range
- IEEE Standard 1149.1 boundary scan
- IEEE 1532 compliant in-system programming


### ■ Broad Range of Package Options

- TQFP, WLCSP, ucBGA, csBGA, caBGA, ftBGA, fpBGA, QFN package options
- Small footprint package options
  - As small as 2.5 mm x 2.5 mm
- Density migration supported
- Advanced halogen-free packaging

## Architecture Overview


The MachXO2 family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). The larger logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figure 2-1 and Figure 2-2 show the block diagrams of the various family members.

**Figure 2-1. Top View of the MachXO2-1200 Device**



Note: MachXO2-256, and MachXO2-640/U are similar to MachXO2-1200. MachXO2-256 has a lower LUT count and no PLL or EBR blocks. MachXO2-640 has no PLL, a lower LUT count and two EBR blocks. MachXO2-640U has a lower LUT count, one PLL and seven EBR blocks.

**Figure 2-2. Top View of the MachXO2-4000 Device**



Note: MachXO2-1200U, MachXO2-2000/U and MachXO2-7000 are similar to MachXO2-4000. MachXO2-1200U and MachXO2-2000 have a lower LUT count, one PLL, and eight EBR blocks. MachXO2-2000U has a lower LUT count, two PLLs, and 10 EBR blocks. MachXO2-7000 has a higher LUT count, two PLLs, and 26 EBR blocks.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO2 family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found in MachXO2-640/U and larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT usage.

The MachXO2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO2 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks on MachXO2-640U, MachXO2-1200/U and larger devices. These blocks are located at the ends of the on-chip Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO2 devices provide commonly used hardened functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I<sup>2</sup>C and JTAG ports.

Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO2 devices are available for operation from 3.3 V, 2.5 V and 1.2 V power supplies, providing easy integration into the overall system.

## **PFU Blocks**

The core of the MachXO2 device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.

## Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

### Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

### Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

### RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO2 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO2 devices, please see TN1201, [Memory Usage Guide for MachXO2 Devices](#).


**Table 2-3. Number of Slices Required For Implementing Distributed RAM**

|                  | SPR 16x4 | PDPR 16x4 |
|------------------|----------|-----------|
| Number of slices | 3        | 3         |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL0 from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-16 shows a block diagram of the input gearbox.

**Figure 2-16. Input Gearbox**



---

## DDR Memory Support

Certain PICs on the right edge of MachXO2-640U, MachXO2-1200/U and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

### DQS Read Write Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysIO bank has its own  $V_{CCIO}$ . In addition, each bank has a voltage reference,  $V_{REF}$  which allows the use of referenced input buffers independent of the bank  $V_{CCIO}$ .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "T" and "C", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

**Table 2-13. Supported Output Standards**

| Output Standard                 | V <sub>CCIO</sub> (Typ.) |
|---------------------------------|--------------------------|
| <b>Single-Ended Interfaces</b>  |                          |
| LVTTL                           | 3.3                      |
| LVC MOS33                       | 3.3                      |
| LVC MOS25                       | 2.5                      |
| LVC MOS18                       | 1.8                      |
| LVC MOS15                       | 1.5                      |
| LVC MOS12                       | 1.2                      |
| LVC MOS33, Open Drain           | —                        |
| LVC MOS25, Open Drain           | —                        |
| LVC MOS18, Open Drain           | —                        |
| LVC MOS15, Open Drain           | —                        |
| LVC MOS12, Open Drain           | —                        |
| PCI33                           | 3.3                      |
| SSTL25 (Class I)                | 2.5                      |
| SSTL18 (Class I)                | 1.8                      |
| HSTL18(Class I)                 | 1.8                      |
| <b>Differential Interfaces</b>  |                          |
| LVDS <sup>1,2</sup>             | 2.5, 3.3                 |
| BLVDS, MLVDS, RSDS <sup>2</sup> | 2.5                      |
| LVPECL <sup>2</sup>             | 3.3                      |
| MIPI <sup>2</sup>               | 2.5                      |
| Differential SSTL18             | 1.8                      |
| Differential SSTL25             | 2.5                      |
| Differential HSTL18             | 1.8                      |

1. MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

## sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO2-1200U, MachXO2-2000/U and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-1200 and lower density devices have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.



**Figure 2-21. I<sup>2</sup>C Core Block Diagram**




Table 2-15 describes the signals interfacing with the I<sup>2</sup>C cores.

**Table 2-15. I<sup>2</sup>C Core Signal Description**

| Signal Name | I/O            | Description   |
|-------------|----------------|---|
| i2c_scl     | Bi-directional | Bi-directional clock line of the I <sup>2</sup> C core. The signal is an output if the I <sup>2</sup> C core is in master mode. The signal is an input if the I <sup>2</sup> C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO2 device.                |
| i2c_sda     | Bi-directional | Bi-directional data line of the I <sup>2</sup> C core. The signal is an output when data is transmitted from the I <sup>2</sup> C core. The signal is an input when data is received into the I <sup>2</sup> C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO2 device. |
| i2c_irqo    | Output         | Interrupt request output signal of the I <sup>2</sup> C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I <sup>2</sup> C register definitions.   |
| cfg_wake    | Output         | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.   |
| cfg_stdbby  | Output         | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, I <sup>2</sup> C Tab.  |

## Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface

### Static Supply Current – HC/HE Devices<sup>1, 2, 3, 6</sup>

| Symbol     | Parameter   | Device         | Typ. <sup>4</sup> | Units |
|------------|---|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply   | LCMXO2-256HC   | 1.15              | mA    |
|            |   | LCMXO2-640HC   | 1.84              | mA    |
|            |   | LCMXO2-640UHC  | 3.48              | mA    |
|            |   | LCMXO2-1200HC  | 3.49              | mA    |
|            |   | LCMXO2-1200UHC | 4.80              | mA    |
|            |   | LCMXO2-2000HC  | 4.80              | mA    |
|            |   | LCMXO2-2000UHC | 8.44              | mA    |
|            |   | LCMXO2-4000HC  | 8.45              | mA    |
|            |   | LCMXO2-7000HC  | 12.87             | mA    |
|            |   | LCMXO2-2000HE  | 1.39              | mA    |
|            |   | LCMXO2-4000HE  | 2.55              | mA    |
|            |   | LCMXO2-7000HE  | 4.06              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>5</sup><br>$V_{CCIO} = 2.5\text{ V}$ | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip oscillator is off, on-chip PLL is off.
- Frequency = 0 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

### Programming and Erase Flash Supply Current – HC/HE Devices<sup>1, 2, 3, 4</sup>

| Symbol     | Parameter                      | Device         | Typ. <sup>5</sup> | Units |
|------------|--------------------------------|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply              | LCMXO2-256HC   | 14.6              | mA    |
|            |                                | LCMXO2-640HC   | 16.1              | mA    |
|            |                                | LCMXO2-640UHC  | 18.8              | mA    |
|            |                                | LCMXO2-1200HC  | 18.8              | mA    |
|            |                                | LCMXO2-1200UHC | 22.1              | mA    |
|            |                                | LCMXO2-2000HC  | 22.1              | mA    |
|            |                                | LCMXO2-2000UHC | 26.8              | mA    |
|            |                                | LCMXO2-4000HC  | 26.8              | mA    |
|            |                                | LCMXO2-7000HC  | 33.2              | mA    |
|            |                                | LCMXO2-2000HE  | 18.3              | mA    |
|            |                                | LCMXO2-2000UHE | 20.4              | mA    |
|            |                                | LCMXO2-4000HE  | 20.4              | mA    |
|            |                                | LCMXO2-7000HE  | 23.9              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>6</sup> | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.
- Typical user pattern.
- JTAG programming is at 25 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Per bank.  $V_{CCIO} = 2.5\text{ V}$ . Does not include pull-up/pull-down.

## sysIO Recommended Operating Conditions

| Standard                  | V <sub>CCIO</sub> (V) |      |       | V <sub>REF</sub> (V) |      |       |
|---------------------------|-----------------------|------|-------|----------------------|------|-------|
|                           | Min.                  | Typ. | Max.  | Min.                 | Typ. | Max.  |
| LVC MOS 3.3               | 3.135                 | 3.3  | 3.6   | —                    | —    | —     |
| LVC MOS 2.5               | 2.375                 | 2.5  | 2.625 | —                    | —    | —     |
| LVC MOS 1.8               | 1.71                  | 1.8  | 1.89  | —                    | —    | —     |
| LVC MOS 1.5               | 1.425                 | 1.5  | 1.575 | —                    | —    | —     |
| LVC MOS 1.2               | 1.14                  | 1.2  | 1.26  | —                    | —    | —     |
| LVTTL                     | 3.135                 | 3.3  | 3.6   | —                    | —    | —     |
| PCI <sup>3</sup>          | 3.135                 | 3.3  | 3.6   | —                    | —    | —     |
| SSTL25                    | 2.375                 | 2.5  | 2.625 | 1.15                 | 1.25 | 1.35  |
| SSTL18                    | 1.71                  | 1.8  | 1.89  | 0.833                | 0.9  | 0.969 |
| HSTL18                    | 1.71                  | 1.8  | 1.89  | 0.816                | 0.9  | 1.08  |
| LVC MOS25R33              | 3.135                 | 3.3  | 3.6   | 1.1                  | 1.25 | 1.4   |
| LVC MOS18R33              | 3.135                 | 3.3  | 3.6   | 0.75                 | 0.9  | 1.05  |
| LVC MOS18R25              | 2.375                 | 2.5  | 2.625 | 0.75                 | 0.9  | 1.05  |
| LVC MOS15R33              | 3.135                 | 3.3  | 3.6   | 0.6                  | 0.75 | 0.9   |
| LVC MOS15R25              | 2.375                 | 2.5  | 2.625 | 0.6                  | 0.75 | 0.9   |
| LVC MOS12R33 <sup>4</sup> | 3.135                 | 3.3  | 3.6   | 0.45                 | 0.6  | 0.75  |
| LVC MOS12R25 <sup>4</sup> | 2.375                 | 2.5  | 2.625 | 0.45                 | 0.6  | 0.75  |
| LVC MOS10R33 <sup>4</sup> | 3.135                 | 3.3  | 3.6   | 0.35                 | 0.5  | 0.65  |
| LVC MOS10R25 <sup>4</sup> | 2.375                 | 2.5  | 2.625 | 0.35                 | 0.5  | 0.65  |
| LVDS25 <sup>1, 2</sup>    | 2.375                 | 2.5  | 2.625 | —                    | —    | —     |
| LVDS33 <sup>1, 2</sup>    | 3.135                 | 3.3  | 3.6   | —                    | —    | —     |
| LVPECL <sup>1</sup>       | 3.135                 | 3.3  | 3.6   | —                    | —    | —     |
| BLVDS <sup>1</sup>        | 2.375                 | 2.5  | 2.625 | —                    | —    | —     |
| RSDS <sup>1</sup>         | 2.375                 | 2.5  | 2.625 | —                    | —    | —     |
| SSTL18D                   | 1.71                  | 1.8  | 1.89  | —                    | —    | —     |
| SSTL25D                   | 2.375                 | 2.5  | 2.625 | —                    | —    | —     |
| HSTL18D                   | 1.71                  | 1.8  | 1.89  | —                    | —    | —     |

1. Inputs on-chip. Outputs are implemented with the addition of external resistors.

2. MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers.

3. Input on the bottom bank of the MachXO2-640U, MachXO2-1200/U and larger devices only.

4. Supported only for inputs and BIDs for all ZE devices, and –6 speed grade for HE and HC devices.

| Input/Output Standard | $V_{IL}$              |                 | $V_{IH}$        |          | $V_{OL}$ Max. (V) | $V_{OH}$ Min. (V) | $I_{OL}$ Max. <sup>4</sup> (mA) | $I_{OH}$ Max. <sup>4</sup> (mA) |
|-----------------------|-----------------------|-----------------|-----------------|----------|-------------------|-------------------|---------------------------------|---------------------------------|
|                       | Min. (V) <sup>3</sup> | Max. (V)        | Min. (V)        | Max. (V) |                   |                   |                                 |                                 |
| LVC MOS10R25          | -0.3                  | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6      | 0.40              | NA Open Drain     | 16, 12, 8, 4                    | NA Open Drain                   |

1. MachXO2 devices allow LVC MOS inputs to be placed in I/O banks where  $V_{CCIO}$  is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO2 devices do not meet the relevant JEDEC specification are documented in the table below.
2. MachXO2 devices allow for LVC MOS referenced I/Os which follow applicable JEDEC specifications. For more details about mixed mode operation please refer to please refer to TN1202, [MachXO2 sysIO Usage Guide](#).
3. The dual function I<sup>2</sup>C pins SCL and SDA are limited to a  $V_{IL}$  min of -0.25 V or to -0.3 V with a duration of <10 ns.
4. For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive  $V_{CCIO}$  or GND pad connections, or between the last  $V_{CCIO}$  or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of  $n * 8$  mA. "n" is the number of I/O pads between the two consecutive bank  $V_{CCIO}$  or GND connections or between the last  $V_{CCIO}$  and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.

| Input Standard | $V_{CCIO}$ (V) | $V_{IL}$ Max. (V) |
|----------------|----------------|-------------------|
| LVC MOS 33     | 1.5            | 0.685             |
| LVC MOS 25     | 1.5            | 0.687             |
| LVC MOS 18     | 1.5            | 0.655             |

## sysIO Differential Electrical Characteristics

The LVDS differential output buffers are available on the top side of MachXO2-640U, MachXO2-1200/U and higher density devices in the MachXO2 PLD family.

### LVDS

#### Over Recommended Operating Conditions

| Parameter Symbol    | Parameter Description                        | Test Conditions                         | Min.  | Typ.  | Max.  | Units |
|---------------------|--|---|-------|-------|-------|-------|
| $V_{INP}$ $V_{INM}$ | Input Voltage                                | $V_{CCIO} = 3.3$ V                      | 0     | —     | 2.605 | V     |
|                     |  | $V_{CCIO} = 2.5$ V                      | 0     | —     | 2.05  | V     |
| $V_{THD}$           | Differential Input Threshold                 |   | ±100  | —     |       | mV    |
| $V_{CM}$            | Input Common Mode Voltage                    | $V_{CCIO} = 3.3$ V                      | 0.05  | —     | 2.6   | V     |
|                     |  | $V_{CCIO} = 2.5$ V                      | 0.05  | —     | 2.0   | V     |
| $I_{IN}$            | Input current                                | Power on                                | —     | —     | ±10   | μA    |
| $V_{OH}$            | Output high voltage for $V_{OP}$ or $V_{OM}$ | $R_T = 100$ Ohm                         | —     | 1.375 | —     | V     |
| $V_{OL}$            | Output low voltage for $V_{OP}$ or $V_{OM}$  | $R_T = 100$ Ohm                         | 0.90  | 1.025 | —     | V     |
| $V_{OD}$            | Output voltage differential                  | $(V_{OP} - V_{OM})$ , $R_T = 100$ Ohm   | 250   | 350   | 450   | mV    |
| $\Delta V_{OD}$     | Change in $V_{OD}$ between high and low      |   | —     | —     | 50    | mV    |
| $V_{OS}$            | Output voltage offset                        | $(V_{OP} + V_{OM})/2$ , $R_T = 100$ Ohm | 1.125 | 1.20  | 1.395 | V     |
| $\Delta V_{OS}$     | Change in $V_{OS}$ between H and L           |   | —     | —     | 50    | mV    |
| $I_{OSD}$           | Output short circuit current                 | $V_{OD} = 0$ V driver outputs shorted   | —     | —     | 24    | mA    |

### MachXO2 External Switching Characteristics – HC/HE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>


Over Recommended Operating Conditions

| Parameter  | Description                                   | Device                          | –6    |      | –5    |      | –4    |      | Units |
|--|---|---------------------------------|-------|------|-------|------|-------|------|-------|
|  |   |                                 | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| Clocks   |   |                                 |       |      |       |      |       |      |       |
| Primary Clocks   |   |                                 |       |      |       |      |       |      |       |
| f <sub>MAX_PRI</sub> <sup>8</sup>                            | Frequency for Primary Clock Tree              | All MachXO2 devices             | —     | 388  | —     | 323  | —     | 269  | MHz   |
| t <sub>W_PRI</sub>   | Clock Pulse Width for Primary Clock           | All MachXO2 devices             | 0.5   | —    | 0.6   | —    | 0.7   | —    | ns    |
| t <sub>SKEW_PRI</sub>  | Primary Clock Skew Within a Device            | MachXO2-256HC-HE                | —     | 912  | —     | 939  | —     | 975  | ps    |
|  |   | MachXO2-640HC-HE                | —     | 844  | —     | 871  | —     | 908  | ps    |
|  |   | MachXO2-1200HC-HE               | —     | 868  | —     | 902  | —     | 951  | ps    |
|  |   | MachXO2-2000HC-HE               | —     | 867  | —     | 897  | —     | 941  | ps    |
|  |   | MachXO2-4000HC-HE               | —     | 865  | —     | 892  | —     | 931  | ps    |
|  |   | MachXO2-7000HC-HE               | —     | 902  | —     | 942  | —     | 989  | ps    |
| Edge Clock   |   |                                 |       |      |       |      |       |      |       |
| f <sub>MAX_EDGE</sub> <sup>8</sup>                           | Frequency for Edge Clock                      | MachXO2-1200 and larger devices | —     | 400  | —     | 333  | —     | 278  | MHz   |
| Pin-LUT-Pin Propagation Delay                                |   |                                 |       |      |       |      |       |      |       |
| t <sub>PD</sub>  | Best case propagation delay through one LUT-4 | All MachXO2 devices             | —     | 6.72 | —     | 6.96 | —     | 7.24 | ns    |
| General I/O Pin Parameters (Using Primary Clock without PLL) |   |                                 |       |      |       |      |       |      |       |
| t <sub>CO</sub>  | Clock to Output – PIO Output Register         | MachXO2-256HC-HE                | —     | 7.13 | —     | 7.30 | —     | 7.57 | ns    |
|  |   | MachXO2-640HC-HE                | —     | 7.15 | —     | 7.30 | —     | 7.57 | ns    |
|  |   | MachXO2-1200HC-HE               | —     | 7.44 | —     | 7.64 | —     | 7.94 | ns    |
|  |   | MachXO2-2000HC-HE               | —     | 7.46 | —     | 7.66 | —     | 7.96 | ns    |
|  |   | MachXO2-4000HC-HE               | —     | 7.51 | —     | 7.71 | —     | 8.01 | ns    |
|  |   | MachXO2-7000HC-HE               | —     | 7.54 | —     | 7.75 | —     | 8.06 | ns    |
| t <sub>SU</sub>  | Clock to Data Setup – PIO Input Register      | MachXO2-256HC-HE                | –0.06 | —    | –0.06 | —    | –0.06 | —    | ns    |
|  |   | MachXO2-640HC-HE                | –0.06 | —    | –0.06 | —    | –0.06 | —    | ns    |
|  |   | MachXO2-1200HC-HE               | –0.17 | —    | –0.17 | —    | –0.17 | —    | ns    |
|  |   | MachXO2-2000HC-HE               | –0.20 | —    | –0.20 | —    | –0.20 | —    | ns    |
|  |   | MachXO2-4000HC-HE               | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|  |   | MachXO2-7000HC-HE               | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
| t <sub>H</sub>   | Clock to Data Hold – PIO Input Register       | MachXO2-256HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |
|  |   | MachXO2-640HC-HE                | 1.75  | —    | 1.95  | —    | 2.16  | —    | ns    |
|  |   | MachXO2-1200HC-HE               | 1.88  | —    | 2.12  | —    | 2.36  | —    | ns    |
|  |   | MachXO2-2000HC-HE               | 1.89  | —    | 2.13  | —    | 2.37  | —    | ns    |
|  |   | MachXO2-4000HC-HE               | 1.94  | —    | 2.18  | —    | 2.43  | —    | ns    |
|  |   | MachXO2-7000HC-HE               | 1.98  | —    | 2.23  | —    | 2.49  | —    | ns    |


| Parameter   | Description  | Device              | –6    |      | –5    |      | –4    |      | Units |
|---|--|---------------------|-------|------|-------|------|-------|------|-------|
|   |  |                     | Min.  | Max. | Min.  | Max. | Min.  | Max. |       |
| t <sub>SU_DEL</sub>                                       | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-256HC-HE    | 1.42  | —    | 1.59  | —    | 1.96  | —    | ns    |
|   |  | MachXO2-640HC-HE    | 1.41  | —    | 1.58  | —    | 1.96  | —    | ns    |
|   |  | MachXO2-1200HC-HE   | 1.63  | —    | 1.79  | —    | 2.17  | —    | ns    |
|   |  | MachXO2-2000HC-HE   | 1.61  | —    | 1.76  | —    | 2.13  | —    | ns    |
|   |  | MachXO2-4000HC-HE   | 1.66  | —    | 1.81  | —    | 2.19  | —    | ns    |
|   |  | MachXO2-7000HC-HE   | 1.53  | —    | 1.67  | —    | 2.03  | —    | ns    |
| t <sub>H_DEL</sub>  | Clock to Data Hold – PIO Input Register with Input Data Delay  | MachXO2-256HC-HE    | –0.24 | —    | –0.24 | —    | –0.24 | —    | ns    |
|   |  | MachXO2-640HC-HE    | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|   |  | MachXO2-1200HC-HE   | –0.24 | —    | –0.24 | —    | –0.24 | —    | ns    |
|   |  | MachXO2-2000HC-HE   | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|   |  | MachXO2-4000HC-HE   | –0.25 | —    | –0.25 | —    | –0.25 | —    | ns    |
|   |  | MachXO2-7000HC-HE   | –0.21 | —    | –0.21 | —    | –0.21 | —    | ns    |
| f <sub>MAX_IO</sub>                                       | Clock Frequency of I/O and PFU Register                        | All MachXO2 devices | —     | 388  | —     | 323  | —     | 269  | MHz   |
| General I/O Pin Parameters (Using Edge Clock without PLL) |  |                     |       |      |       |      |       |      |       |
| t <sub>COE</sub>  | Clock to Output – PIO Output Register                          | MachXO2-1200HC-HE   | —     | 7.53 | —     | 7.76 | —     | 8.10 | ns    |
|   |  | MachXO2-2000HC-HE   | —     | 7.53 | —     | 7.76 | —     | 8.10 | ns    |
|   |  | MachXO2-4000HC-HE   | —     | 7.45 | —     | 7.68 | —     | 8.00 | ns    |
|   |  | MachXO2-7000HC-HE   | —     | 7.53 | —     | 7.76 | —     | 8.10 | ns    |
| t <sub>SUE</sub>  | Clock to Data Setup – PIO Input Register                       | MachXO2-1200HC-HE   | –0.19 | —    | –0.19 | —    | –0.19 | —    | ns    |
|   |  | MachXO2-2000HC-HE   | –0.19 | —    | –0.19 | —    | –0.19 | —    | ns    |
|   |  | MachXO2-4000HC-HE   | –0.16 | —    | –0.16 | —    | –0.16 | —    | ns    |
|   |  | MachXO2-7000HC-HE   | –0.19 | —    | –0.19 | —    | –0.19 | —    | ns    |
| t <sub>HE</sub>   | Clock to Data Hold – PIO Input Register                        | MachXO2-1200HC-HE   | 1.97  | —    | 2.24  | —    | 2.52  | —    | ns    |
|   |  | MachXO2-2000HC-HE   | 1.97  | —    | 2.24  | —    | 2.52  | —    | ns    |
|   |  | MachXO2-4000HC-HE   | 1.89  | —    | 2.16  | —    | 2.43  | —    | ns    |
|   |  | MachXO2-7000HC-HE   | 1.97  | —    | 2.24  | —    | 2.52  | —    | ns    |
| t <sub>SU_DELE</sub>                                      | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-1200HC-HE   | 1.56  | —    | 1.69  | —    | 2.05  | —    | ns    |
|   |  | MachXO2-2000HC-HE   | 1.56  | —    | 1.69  | —    | 2.05  | —    | ns    |
|   |  | MachXO2-4000HC-HE   | 1.74  | —    | 1.88  | —    | 2.25  | —    | ns    |
|   |  | MachXO2-7000HC-HE   | 1.66  | —    | 1.81  | —    | 2.17  | —    | ns    |
| t <sub>H_DELE</sub>                                       | Clock to Data Hold – PIO Input Register with Input Data Delay  | MachXO2-1200HC-HE   | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|   |  | MachXO2-2000HC-HE   | –0.23 | —    | –0.23 | —    | –0.23 | —    | ns    |
|   |  | MachXO2-4000HC-HE   | –0.34 | —    | –0.34 | —    | –0.34 | —    | ns    |
|   |  | MachXO2-7000HC-HE   | –0.29 | —    | –0.29 | —    | –0.29 | —    | ns    |
| General I/O Pin Parameters (Using Primary Clock with PLL) |  |                     |       |      |       |      |       |      |       |
| t <sub>COPLL</sub>  | Clock to Output – PIO Output Register                          | MachXO2-1200HC-HE   | —     | 5.97 | —     | 6.00 | —     | 6.13 | ns    |
|   |  | MachXO2-2000HC-HE   | —     | 5.98 | —     | 6.01 | —     | 6.14 | ns    |
|   |  | MachXO2-4000HC-HE   | —     | 5.99 | —     | 6.02 | —     | 6.16 | ns    |
|   |  | MachXO2-7000HC-HE   | —     | 6.02 | —     | 6.06 | —     | 6.20 | ns    |
| t <sub>SUPLL</sub>  | Clock to Data Setup – PIO Input Register                       | MachXO2-1200HC-HE   | 0.36  | —    | 0.36  | —    | 0.65  | —    | ns    |
|   |  | MachXO2-2000HC-HE   | 0.36  | —    | 0.36  | —    | 0.63  | —    | ns    |
|   |  | MachXO2-4000HC-HE   | 0.35  | —    | 0.35  | —    | 0.62  | —    | ns    |
|   |  | MachXO2-7000HC-HE   | 0.34  | —    | 0.34  | —    | 0.59  | —    | ns    |

| Parameter  | Description   | Device  | -6    |       | -5    |       | -4    |       | Units |
|--|---|---|-------|-------|-------|-------|-------|-------|-------|
|  |   |   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| Generic DDR4 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR4_RX.ECLK.Aligned <sup>9, 12</sup>   |   |   |       |       |       |       |       |       |       |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                               | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices,<br>bottom side only. <sup>11</sup> | —     | 0.290 | —     | 0.320 | —     | 0.345 | UI    |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                |   | 0.739 | —     | 0.699 | —     | 0.703 | —     | UI    |
| f <sub>DATA</sub>  | DDR4 Serial Input Data Speed                              |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR4</sub>  | DDR4 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| Generic DDR4 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR4_RX.ECLK.Centered <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>SU</sub>  | Input Data Setup Before ECLK                              | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices,<br>bottom side only. <sup>11</sup> | 0.233 | —     | 0.219 | —     | 0.198 | —     | ns    |
| t <sub>HO</sub>  | Input Data Hold After ECLK                                |   | 0.287 | —     | 0.287 | —     | 0.344 | —     | ns    |
| f <sub>DATA</sub>  | DDR4 Serial Input Data Speed                              |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR4</sub>  | DDR4 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| 7:1 LVDS Inputs (GDDR71_RX.ECLK.7:1) <sup>9, 12</sup>  |   |   |       |       |       |       |       |       |       |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                               | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, bottom<br>side only. <sup>11</sup> | —     | 0.290 | —     | 0.320 | —     | 0.345 | UI    |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                |   | 0.739 | —     | 0.699 | —     | 0.703 | —     | UI    |
| f <sub>DATA</sub>  | DDR71 Serial Input Data Speed                             |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR71</sub>   | DDR71 ECLK Frequency                                      |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>CLKIN</sub>   | 7:1 Input Clock Frequency (SCLK) (minimum limited by PLL) |   | —     | 108   | —     | 90    | —     | 75    | MHz   |
| Generic DDR Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR1_TX.SCLK.Aligned <sup>9, 12</sup>   |   |   |       |       |       |       |       |       |       |
| t <sub>DIA</sub>   | Output Data Invalid After CLK Output                      | All MachXO2 devices,<br>all sides.  | —     | 0.520 | —     | 0.550 | —     | 0.580 | ns    |
| t <sub>DIB</sub>   | Output Data Invalid Before CLK Output                     |   | —     | 0.520 | —     | 0.550 | —     | 0.580 | ns    |
| f <sub>DATA</sub>  | DDR1 Output Data Speed                                    |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>DDR1</sub>  | DDR1 SCLK frequency                                       |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| Generic DDR Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR1_TX.SCLK.Centered <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>DVB</sub>   | Output Data Valid Before CLK Output                       | All MachXO2 devices,<br>all sides.  | 1.210 | —     | 1.510 | —     | 1.870 | —     | ns    |
| t <sub>DVA</sub>   | Output Data Valid After CLK Output                        |   | 1.210 | —     | 1.510 | —     | 1.870 | —     | ns    |
| f <sub>DATA</sub>  | DDR1 Output Data Speed                                    |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>DDR1</sub>  | DDR1 SCLK Frequency (minimum limited by PLL)              |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| Generic DDRX2 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR2_TX.ECLK.Aligned <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>DIA</sub>   | Output Data Invalid After CLK Output                      | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only.                  | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| t <sub>DIB</sub>   | Output Data Invalid Before CLK Output                     |   | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| f <sub>DATA</sub>  | DDR2 Serial Output Data Speed                             |   | —     | 664   | —     | 554   | —     | 462   | Mbps  |
| f <sub>DDR2</sub>  | DDR2 ECLK frequency                                       |   | —     | 332   | —     | 277   | —     | 231   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 166   | —     | 139   | —     | 116   | MHz   |


**Figure 3-5. Receiver RX.CLK.Aligned and MEM DDR Input Waveforms**




**Figure 3-6. Receiver RX.CLK.Centered Waveforms**



**Figure 3-7. Transmitter TX.CLK.Aligned Waveforms**



**Figure 3-8. Transmitter TX.CLK.Centered and MEM DDR Output Waveforms**





### sysCLOCK PLL Timing (Continued)

#### Over Recommended Operating Conditions

| Parameter               | Descriptions          | Conditions | Min. | Max. | Units      |
|-------------------------|-----------------------|------------|------|------|------------|
| $t_{\text{ROTATE\_WD}}$ | PHASESTEP Pulse Width |            | 4    | —    | VCO Cycles |

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.
2. Output clock is valid after  $t_{\text{LOCK}}$  for PLL reset and dynamic delay adjustment.
3. Using LVDS output buffers.
4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#) for more details.
5. At minimum  $f_{\text{PFD}}$ . As the  $f_{\text{PFD}}$  increases the time will decrease to approximately 60% the value listed.
6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.
7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.
8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

### Signal Descriptions

| Signal Name   | I/O | Descriptions  |
|---|-----|---|
| <b>General Purpose</b>  |     |   |
| P[Edge] [Row/Column Number]_[A/B/C/D]   | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B/C/D] indicates the PIO within the group to which the pad is connected.</p> <p>Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.</p> <p>During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.</p> |
| NC  | —   | No connect.   |
| GND   | —   | GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together. For QFN 48 package, the exposed die pad is the device ground.  |
| VCC   | —   | VCC – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.  |
| VCCIOx  | —   | VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.   |
| <b>PLL and Clock Functions</b> (Used as user-programmable I/O pins when not used for PLL or clock pins) |     |   |
| [LOC]_GPLL[T, C]_IN   | —   | Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.   |
| [LOC]_GPLL[T, C]_FB   | —   | Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.   |
| PCLK [n]_[2:0]  | —   | Primary Clock pads. One to three clock pads per side.   |
| <b>Test and Programming</b> (Dual function pins used for test access port and during sysCONFIG™)        |     |   |
| TMS   | I   | Test Mode Select input pin, used to control the 1149.1 state machine.   |
| TCK   | I   | Test Clock input pin, used to clock the 1149.1 state machine.   |
| TDI   | I   | Test Data input pin, used to load data into the device using an 1149.1 state machine.   |
| TDO   | O   | Output pin – Test Data output pin used to shift data out of the device using 1149.1.  |
| JTAGENB   | I   | <p>Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:</p> <p>If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.</p> <p>If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.</p> <p>For more details, refer to TN1204, <a href="#">MachXO2 Programming and Configuration Usage Guide</a>.</p>   |
| <b>Configuration</b> (Dual function pins used during sysCONFIG)   |     |   |
| PROGRAMN  | I   | Initiates configuration sequence when asserted low. During configuration, or when reserved as PROGRAMN in user mode, this pin always has an active pull-up.   |

|  | MachXO2-7000 |           |           |           |           |           |
|--|--------------|-----------|-----------|-----------|-----------|-----------|
|  | 144 TQFP     | 256 caBGA | 256 ftBGA | 332 caBGA | 400 caBGA | 484 fpBGA |
| <b>General Purpose I/O per Bank</b>                    |              |           |           |           |           |           |
| Bank 0   | 27           | 50        | 50        | 68        | 83        | 82        |
| Bank 1   | 29           | 52        | 52        | 70        | 84        | 84        |
| Bank 2   | 29           | 52        | 52        | 70        | 84        | 84        |
| Bank 3   | 9            | 16        | 16        | 24        | 28        | 28        |
| Bank 4   | 10           | 16        | 16        | 16        | 24        | 24        |
| Bank 5   | 10           | 20        | 20        | 30        | 32        | 32        |
| Total General Purpose Single Ended I/O                 | 114          | 206       | 206       | 278       | 335       | 334       |
| <b>Differential I/O per Bank</b>                       |              |           |           |           |           |           |
| Bank 0   | 14           | 25        | 25        | 34        | 42        | 41        |
| Bank 1   | 14           | 26        | 26        | 35        | 42        | 42        |
| Bank 2   | 14           | 26        | 26        | 35        | 42        | 42        |
| Bank 3   | 4            | 8         | 8         | 12        | 14        | 14        |
| Bank 4   | 5            | 8         | 8         | 8         | 12        | 12        |
| Bank 5   | 5            | 10        | 10        | 15        | 16        | 16        |
| Total General Purpose Differential I/O                 | 56           | 103       | 103       | 139       | 168       | 167       |
| <b>Dual Function I/O</b>                               |              |           |           |           |           |           |
|  | 37           | 37        | 37        | 37        | 37        | 37        |
| <b>High-speed Differential I/O</b>                     |              |           |           |           |           |           |
| Bank 0   | 9            | 20        | 20        | 21        | 21        | 21        |
| <b>Gearboxes</b>                                       |              |           |           |           |           |           |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 9            | 20        | 20        | 21        | 21        | 21        |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 14           | 20        | 20        | 21        | 21        | 21        |
| <b>DQS Groups</b>                                      |              |           |           |           |           |           |
| Bank 1   | 2            | 2         | 2         | 2         | 2         | 2         |
| <b>VCCIO Pins</b>                                      |              |           |           |           |           |           |
| Bank 0   | 3            | 4         | 4         | 4         | 5         | 10        |
| Bank 1   | 3            | 4         | 4         | 4         | 5         | 10        |
| Bank 2   | 3            | 4         | 4         | 4         | 5         | 10        |
| Bank 3   | 1            | 1         | 1         | 2         | 2         | 3         |
| Bank 4   | 1            | 2         | 2         | 1         | 2         | 4         |
| Bank 5   | 1            | 1         | 1         | 2         | 2         | 3         |
|  |              |           |           |           |           |           |
| VCC  | 4            | 8         | 8         | 8         | 10        | 12        |
| GND  | 12           | 24        | 24        | 27        | 33        | 48        |
| NC   | 1            | 1         | 1         | 1         | 0         | 49        |
| Reserved for Configuration                             | 1            | 1         | 1         | 1         | 1         | 1         |
| Total Count of Bonded Pins                             | 144          | 256       | 256       | 332       | 400       | 484       |

**High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-5SG32I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-6SG32I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-4SG48I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-5SG48I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-6SG48I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-4UMG64I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-5UMG64I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-6UMG64I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-4TG100I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-5TG100I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-6TG100I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-4MG132I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-5MG132I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-6MG132I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48I  | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-5SG48I  | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-6SG48I  | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-4TG100I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-5TG100I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-6TG100I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-4MG132I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-5MG132I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-6MG132I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-5TG144I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-6TG144I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP | 144   | IND   |

| Date           | Version | Section                          | Change Summary   |
|----------------|---------|----------------------------------|--|
| May 2014       | 2.5     | Architecture                     | Updated TransFR (Transparent Field Reconfiguration) section.<br>Updated TransFR description for PLL use during background Flash programming.   |
| February 2014  | 02.4    | Introduction                     | Included the 49 WLCSP package in the MachXO2 Family Selection Guide table.   |
|                |         | Architecture                     | Added information to Standby Mode and Power Saving Options section.  |
|                |         | Pinout Information               | Added the XO2-2000 49 WLCSP in the Pinout Information Summary table.   |
|                |         | Ordering Information             | Added UW49 package in MachXO2 Part Number Description.<br>Added and LCMXO2-2000ZE-1UWG49CTR in Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging section.<br>Added and LCMXO2-2000ZE-1UWG49ITR in Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. |
| December 2013  | 02.3    | Architecture                     | Updated information on CLKOS output divider in sysCLOCK Phase Locked Loops (PLLs) section.   |
|                |         | DC and Switching Characteristics | Updated Static Supply Current – ZE Devices table.<br>Updated footnote 4 in sysIO Single-Ended DC Electrical Characteristics table; Updated $V_{IL}$ Max. (V) data for LVCMOS 25 and LVCMOS 28.   |
|                |         |                                  | Updated $V_{OS}$ test condition in sysIO Differential Electrical Characteristics - LVDS table.   |
| September 2013 | 02.2    | Architecture                     | Removed I <sup>2</sup> C Clock-Stretching feature per PCN #10A-13.<br>Removed information on PDPR memory in RAM Mode section.<br>Updated Supported Input Standards table.  |
|                |         |                                  | Updated Power-On-Reset Voltage Levels table.   |
|                |         |                                  |  |
| June 2013      | 02.1    | Architecture                     | Architecture Overview – Added information on the state of the register on power up and after configuration.<br>sysCLOCK Phase Locked Loops (PLLs) section – Added missing cross reference to sysCLOCK PLL Timing table.  |
|                |         |                                  |  |
|                |         | DC and Switching Characteristics | Added slew rate information to footnote 2 of the MachXO2 External Switching Characteristics – HC/HE Devices and the MachXO2 External Switching Characteristics – ZE Devices tables.<br>Power-On-Reset Voltage Levels table – Added symbols.  |