E · / Fattice Semiconductor Corporation - LCMX02-1200ZE-3TG100I Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 160 |
| Number of Logic Elements/Cells | 1280 |
| Total RAM Bits | 65536 |
| Number of I/O | 79 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-1200ze-3tg100i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1-1. MachXO2™ Family Selection Guide

| | | XO2-256 | XO2-640 | XO2-640U ¹ | XO2-1200 | XO2-1200U ¹ | XO2-2000 | XO2-2000U1 | XO2-4000 | XO2-7000 |
|--|--------------------|---------|---------|-----------------------|----------|------------------------|----------|------------|----------|----------|
| LUTs | | 256 | 640 | 640 | 1280 | 1280 | 2112 | 2112 | 4320 | 6864 |
| Distributed RAM (kt | oits) | 2 | 5 | 5 | 10 | 10 | 16 | 16 | 34 | 54 |
| EBR SRAM (kbits) | | 0 | 18 | 64 | 64 | 74 | 74 | 92 | 92 | 240 |
| Number of EBR SR kbits/block) | AM Blocks (9 | 0 | 2 | 7 | 7 | 8 | 8 | 10 | 10 | 26 |
| UFM (kbits) | | 0 | 24 | 64 | 64 | 80 | 80 | 96 | 96 | 256 |
| Device Options: | HC ² | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| | HE ³ | | | | | | Yes | Yes | Yes | Yes |
| | ZE ⁴ | Yes | Yes | | Yes | | Yes | | Yes | Yes |
| Number of PLLs | | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 2 | 2 |
| Hardened Functions: | I2C | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Timer/Coun- ter | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Packages | 1 | | | | | ю | | | | |
| 25-ball WLCSP⁵ (2.5 mm x 2.5 mm, | 0.4 mm) | | | | 18 | | | | | |
| 32 QFN ⁶ (5 mm x 5 mm, 0.5 mm) | | 21 | | | 21 | | | | | |
| 48 QFN ^{8, 9} (7 mm x 7 mm, 0.5 mm) | | 40 | 40 | | | | | | | |
| 49-ball WLCSP ⁵ (3.2 mm x 3.2 mm, | 0.4 mm) | | | | | | 38 | | | |
| 64-ball ucBGA (4 mm x 4 mm, 0.4 | mm) | 44 | | | | | | | | |
| 84 QFN ⁷ (7 mm x 7 mm, 0.5 | mm) | | | | | | | | 68 | |
| 100-pin TQFP (14 mm x 14 mm) | | 55 | 78 | | 79 | | 79 | | | |
| 132-ball csBGA (8 mm x 8 mm, 0.5 | mm) | 55 | 79 | | 104 | | 104 | | 104 | |
| 144-pin TQFP (20 mm x 20 mm) | | | | 107 | 107 | | 111 | | 114 | 114 |
| 184-ball csBGA ⁷ (8 mm x 8 mm, 0.5 mm) | | | | | | | | | 150 | |
| 256-ball caBGA (14 mm x 14 mm, 0 | .8 mm) | | | | | | 206 | | 206 | 206 |
| 256-ball ftBGA (17 mm x 17 mm, 1 | .0 mm) | | | | | 206 | 206 | | 206 | 206 |
| 332-ball caBGA (17 mm x 17 mm, 0 | .8 mm) | | | | | | | | 274 | 278 |
| 484-ball ftBGA (23 mm x 23 mm, 1 | .0 mm) | | | | | | | 278 | 278 | 334 |

1. Ultra high I/O device.

2. High performance with regulator – VCC = 2.5 V, 3.3 V

3. High performance without regulator $-V_{CC} = 1.2 V$ 4. Low power without regulator $-V_{CC} = 1.2 V$ 5. WLCSP package only available for ZE devices.

6. 32 QFN package only available for HC and ZE devices.

7. 184 csBGA package only available for HE devices.

8. 48-pin QFN information is 'Advanced'.

9. 48 QFN package only available for HC devices.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

| Programming Range |
|------------------------------------|
| 1 to max (up to 2 ^N -1) |
| 1 to Full-1 |
| 1 to Full-1 |
| 0 |
| |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.



Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)



Right Edge

The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In addition to the modes described above, the input register block on the right edge also supports DDR memory mode.

In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and DDRCLKPOL signals are generated in the DQS read-write block.

Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)





Table 2-11. I/O Support Device by Device

| | MachXO2-256, MachXO2-640 | MachXO2-640U, MachXO2-1200 | MachXO2-1200U MachXO2-2000/U, MachXO2-4000, MachXO2-7000 |
|---|---|---|---|
| Number of I/O Banks | 4 | 4 | 6 |
| | | Single-ended (all I/O banks) | Single-ended (all I/O banks) |
| Tupo of Input Pufforo | Single-ended (all I/O banks) | Differential Receivers (all I/O | Differential Receivers (all I/O |
| | Differential Receivers (all I/O banks) | Differential input termination (bottom side) | Differential input termination (bottom side) |
| Turses of Output Duffers | Single-ended buffers with | Single-ended buffers with complementary outputs (all I/O banks) | Single-ended buffers with complementary outputs (all I/O banks) |
| Types of Output Bullers | banks) | Differential buffers with true LVDS outputs (50% on top side) | Differential buffers with true LVDS outputs (50% on top side) |
| Differential Output Emulation Capability | All I/O banks | All I/O banks | All I/O banks |
| PCI Clamp Support | No | Clamp on bottom side only | Clamp on bottom side only |

Table 2-12. Supported Input Standards

| | VCCIO (Typ.) | | | | | | | | |
|---------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|--|--|--|--|
| Input Standard | 3.3 V | 2.5 V | 1.8 V | 1.5 | 1.2 V | | | | |
| Single-Ended Interfaces | | | | | | | | | |
| LVTTL | ✓ | √ ² | √ ² | √ ² | | | | | |
| LVCMOS33 | ✓ | √ ² | √ ² | √ ² | | | | | |
| LVCMOS25 | √ ² | ✓ | √ ² | √ ² | | | | | |
| LVCMOS18 | √ ² | √ ² | ✓ | √ ² | | | | | |
| LVCMOS15 | √ ² | √ ² | √ ² | ~ | √ ² | | | | |
| LVCMOS12 | √ ² | √ ² | √ ² | √ ² | ✓ | | | | |
| PCI ¹ | ✓ | | | | | | | | |
| SSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | | | | | |
| SSTL25 (Class I, Class II) | ✓ | ✓ | | | | | | | |
| HSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | | | | | |
| Differential Interfaces | | • | | | | | | | |
| LVDS | ✓ | ✓ | | | | | | | |
| BLVDS, MVDS, LVPECL, RSDS | ✓ | ✓ | | | | | | | |
| MIPI ³ | ✓ | ✓ | | | | | | | |
| Differential SSTL18 Class I, II | ✓ | ✓ | ✓ | | | | | | |
| Differential SSTL25 Class I, II | ✓ | ✓ | | | | | | | |
| Differential HSTL18 Class I, II | ✓ | ~ | ✓ | | | | | | |

1. Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.

2. Reduced functionality. Refer to TN1202, MachXO2 sysIO Usage Guide for more detail.

3. These interfaces can be emulated with external resistors in all devices.



Hot Socketing

The MachXO2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO2 ideal for many multiple power supply and hot-swap applications.

On-chip Oscillator

Every MachXO2 device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-14 lists all the available MCLK frequencies.

Table 2-14. Available MCLK Frequencies

| MCLK (MHz, Nominal) | MCLK (MHz, Nominal) | MCLK (MHz, Nominal) |
|---------------------|---------------------|---------------------|
| 2.08 (default) | 9.17 | 33.25 |
| 2.46 | 10.23 | 38 |
| 3.17 | 13.3 | 44.33 |
| 4.29 | 14.78 | 53.2 |
| 5.54 | 20.46 | 66.5 |
| 7 | 26.6 | 88.67 |
| 8.31 | 29.56 | 133 |

Embedded Hardened IP Functions and User Flash Memory

All MachXO2 devices provide embedded hardened functions such as SPI, I²C and Timer/Counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-20.



Figure 2-21. PC Core Block Diagram



Table 2-15 describes the signals interfacing with the I²C cores.

 Table 2-15.
 PC Core Signal Description

| Signal Name | I/O | Description |
|-------------|----------------|--|
| i2c_scl | Bi-directional | Bi-directional clock line of the I ² C core. The signal is an output if the I ² C core is in master mode. The signal is an input if the I ² C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO2 device. |
| i2c_sda | Bi-directional | Bi-directional data line of the l^2C core. The signal is an output when data is transmitted from the l^2C core. The signal is an input when data is received into the l^2C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of l^2C ports in each MachXO2 device. |
| i2c_irqo | Output | Interrupt request output signal of the I ² C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I ² C register definitions. |
| cfg_wake | Output | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I^2C Tab. |
| cfg_stdby | Output | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I^2C Tab. |

Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



When implementing background programming of the on-chip Flash, care must be taken for the operation of the PLL. For devices that have two PLLs (XO2-2000U, -4000 and -7000), the system must put the RPLL (Right-side PLL) in reset state during the background Flash programming. More detailed description can be found in TN1204, MachXO2 Programming and Configuration Usage Guide.

Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

- 1. Unlocked Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
- 2. Permanently Locked The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash and SRAM OTP portions of the device. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the on-chip Flash. The golden image MUST reside in an external SPI Flash. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1206, MachXO2 Soft Error Detection Usage Guide.

TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I²C, or JTAG interfaces.

Density Shifting

The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the MachXO2 migration files.



Programming and Erase Flash Supply Current – ZE Devices^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ.⁵ | Units |
|-------------------|--------------------------------|---------------|-------|-------|
| | | LCMXO2-256ZE | 13 | mA |
| | | LCMXO2-640ZE | 14 | mA |
| I _{CC} | Core Power Supply | LCMXO2-1200ZE | 15 | mA |
| | | LCMXO2-2000ZE | 17 | mA |
| | | LCMXO2-4000ZE | 18 | mA |
| | | LCMXO2-7000ZE | 20 | mA |
| I _{CCIO} | Bank Power Supply ⁶ | All devices | 0 | mA |

1. For further information on supply current, please refer to TN1198, Power Estimation and Management for MachXO2 Devices.

2. Assumes all inputs are held at $V_{\mbox{CCIO}}$ or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. TJ = 25 °C, power supplies at nominal voltage.

6. Per bank. V_{CCIO} = 2.5 V. Does not include pull-up/pull-down.



sysIO Single-Ended DC Electrical Characteristics^{1, 2}

| Input/Output | Input/Output V _{IL} | | V _{IH} | | Vol Max. | Vou Min. | I _{OL} Max. ^₄ | lo⊔ Max. ⁴ |
|-----------------|------------------------------|--------------------------|--------------------------|----------|----------------------|--------------------------|-----------------------------------|-----------------------|
| Standard | Min. (V) ³ | Max. (V) | Min. (V) | Max. (V) | (V) | (V) | (mA) | (mA) |
| | | | | | | | 4 | -4 |
| | | | | 2.6 | | | 8 | -8 |
| LVCMOS 3.3 | -0.3 | 0.8 | 2.0 | | 0.4 | $V_{CCIO} - 0.4$ | 12 | -12 |
| LVTTL | -0.0 | 0.0 | 2.0 | 0.0 | | | 16 | -16 |
| | | | | | | | 24 | -24 |
| | | | | 0.2 | | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| | | | | | | | 4 | -4 |
| | | | | | 04 | $V_{000} = 0.4$ | 8 | -8 |
| LVCMOS 2.5 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | VCCI0 0.4 | 12 | -12 |
| | | | | | | | 16 | -16 |
| | | | | 0.2 | | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| | | | | | | | 4 | -4 |
| | 0.0 | 0.25\/ | 0.051/ | 2.6 | 0.4 | $V_{CCIO} - 0.4$ | 8 | -8 |
| | -0.3 | 0.33 v CCIO | 0.03 V CCIO | 3.0 | | | 12 | -12 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| | | | | | 0.4 | V 04 | 4 | -4 |
| LVCMOS 1.5 | -0.3 | 0.35V _{CCIO} | 0.65V _{CCIO} | 3.6 | 0.4 | V _{CCIO} – 0.4 | 8 | -8 |
| | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 | |
| | | | | ссю 3.6 | 0.4 | V _{CCIO} – 0.4 | 4 | -2 |
| LVCMOS 1.2 | -0.3 | 0.35V _{CCIO} | 0.65V _{CCIO} | | | | 8 | -6 |
| | | | | | 0.2 | V _{CCIO} - 0.2 | 0.1 | -0.1 |
| PCI | -0.3 | 0.3V _{CCIO} | 0.5V _{CCIO} | 3.6 | 0.1V _{CCIO} | 0.9V _{CCIO} | 1.5 | -0.5 |
| SSTL25 Class I | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | 3.6 | 0.54 | V _{CCIO} - 0.62 | 8 | 8 |
| SSTL25 Class II | -0.3 | V _{REF} - 0.18 | V _{REF} + 0.18 | 3.6 | NA | NA | NA | NA |
| SSTL18 Class I | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | 3.6 | 0.40 | V _{CCIO} - 0.40 | 8 | 8 |
| SSTL18 Class II | -0.3 | V _{REF} – 0.125 | V _{REF} + 0.125 | 3.6 | NA | NA | NA | NA |
| HSTL18 Class I | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.40 | V _{CCIO} - 0.40 | 8 | 8 |
| HSTL18 Class II | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS25R33 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS18R33 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS18R25 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS15R33 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS15R25 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | NA | NA | NA | NA |
| LVCMOS12R33 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.40 | NA Open Drain | 24, 16, 12, 8, 4 | NA Open Drain |
| LVCMOS12R25 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.40 | NA Open Drain | 16, 12, 8, 4 | NA Open Drain |
| LVCMOS10R33 | -0.3 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.40 | NA Open Drain | 24, 16, 12, 8, 4 | NA Open Drain |



BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example



Table 3-2. BLVDS DC Conditions¹

| Over Recommended | Operating | Conditions |
|------------------|-----------|------------|
| | operating | oonantions |

| | | Noi | | |
|---------------------|-----------------------------|---------|---------|-------|
| Symbol | Description | Zo = 45 | Zo = 90 | Units |
| Z _{OUT} | Output impedance | 20 | 20 | Ohms |
| R _S | Driver series resistance | 80 | 80 | Ohms |
| R _{TLEFT} | Left end termination | 45 | 90 | Ohms |
| R _{TRIGHT} | Right end termination | 45 | 90 | Ohms |
| V _{OH} | Output high voltage | 1.376 | 1.480 | V |
| V _{OL} | Output low voltage | 1.124 | 1.020 | V |
| V _{OD} | Output differential voltage | 0.253 | 0.459 | V |
| V _{CM} | Output common mode voltage | 1.250 | 1.250 | V |
| I _{DC} | DC output current | 11.236 | 10.204 | mA |

1. For input buffer, see LVDS table.



MachXO2 Oscillator Output Frequency

| Symbol | Parameter | Min. | Тур. | Max | Units |
|------------------------|--|---------|-------|---------|-------|
| f | Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C) | 125.685 | 133 | 140.315 | MHz |
| MAX | Oscillator Output Frequency (Industrial Grade Devices, -40 °C to 100 °C) | 124.355 | 133 | 141.645 | MHz |
| t _{DT} | Output Clock Duty Cycle | 43 | 50 | 57 | % |
| t _{OPJIT} 1 | Output Clock Period Jitter | 0.01 | 0.012 | 0.02 | UIPP |
| t _{STABLEOSC} | STDBY Low to Oscillator Stable | 0.01 | 0.05 | 0.1 | μs |

1. Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

MachXO2 Standby Mode Timing – HC/HE Devices

| Symbol | Parameter | Device | Min. | Тур. | Max | Units |
|---------------------|---------------------------|--------------|------|------|-----|-------|
| t _{PWRDN} | USERSTDBY High to Stop | All | _ | — | 9 | ns |
| | | LCMXO2-256 | | — | | μs |
| | | LCMXO2-640 | | — | | μs |
| | | LCMXO2-640U | | — | | μs |
| | USERSTDBY Low to Power Up | LCMXO2-1200 | 20 | — | 50 | μs |
| t _{PWRUP} | | LCMXO2-1200U | | — | | μs |
| | | LCMXO2-2000 | | — | | μs |
| | | LCMXO2-2000U | | — | | μs |
| | | LCMXO2-4000 | | — | | μs |
| | | LCMXO2-7000 | | — | | μs |
| t _{WSTDBY} | USERSTDBY Pulse Width | All | 18 | _ | — | ns |



MachXO2 Standby Mode Timing – ZE Devices

| Symbol | Parameter | Device | Min. | Тур. | Max | Units |
|-------------------------|----------------------------------|-------------|------|------|-----|-------|
| t _{PWRDN} | USERSTDBY High to Stop | All | _ | | 13 | ns |
| | | LCMXO2-256 | | _ | | μs |
| | | LCMXO2-640 | | _ | | μs |
| + | USERSTDBY Low to Power Up | LCMXO2-1200 | 20 | _ | 50 | μs |
| PWRUP | | LCMXO2-2000 | | _ | | μs |
| | | LCMXO2-4000 | | _ | | μs |
| | | LCMXO2-7000 | | _ | | μs |
| t _{WSTDBY} | USERSTDBY Pulse Width | All | 19 | _ | _ | ns |
| t _{BNDGAPSTBL} | USERSTDBY High to Bandgap Stable | All | | | 15 | ns |



Flash Download Time^{1, 2}

| Symbol | Parameter | Device | Тур. | Units |
|----------------------|--------------------------|--------------|------|-------|
| | | LCMXO2-256 | 0.6 | ms |
| | | LCMXO2-640 | 1.0 | ms |
| | | LCMXO2-640U | 1.9 | ms |
| | | LCMXO2-1200 | 1.9 | ms |
| t _{REFRESH} | POR to Device I/O Active | LCMXO2-1200U | 1.4 | ms |
| | | LCMXO2-2000 | 1.4 | ms |
| | | LCMXO2-2000U | 2.4 | ms |
| | | LCMXO2-4000 | 2.4 | ms |
| | | LCMXO2-7000 | 3.8 | ms |

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The Flash download time is measured starting from the maximum voltage of POR trip point.

JTAG Port Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|----------------------|--|------|------|-------|
| f _{MAX} | TCK clock frequency | — | 25 | MHz |
| t _{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t _{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t _{BTS} | TCK [BSCAN] setup time | 10 | — | ns |
| t _{BTH} | TCK [BSCAN] hold time | 8 | — | ns |
| t _{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t _{BTCODIS} | TAP controller falling edge of clock to valid disable | — | 10 | ns |
| t _{BTCOEN} | TAP controller falling edge of clock to valid enable | — | 10 | ns |
| t _{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t _{BTCRH} | BSCAN test capture register hold time | 20 | — | ns |
| t _{BUTCO} | BSCAN test update register, falling edge of clock to valid output | — | 25 | ns |
| t _{BTUODIS} | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| t _{BTUPOEN} | BSCAN test update register, falling edge of clock to valid enable | — | 25 | ns |



| | | | | MachX | 02-4000 | | | |
|---|-----------|--------------|-------------|--------------|--------------|--------------|--------------|--------------|
| | 84 QFN | 132 csBGA | 144 TQFP | 184 csBGA | 256 caBGA | 256 ftBGA | 332 caBGA | 484 fpBGA |
| General Purpose I/O per Bank | | | | | | | | |
| Bank 0 | 27 | 25 | 27 | 37 | 50 | 50 | 68 | 70 |
| Bank 1 | 10 | 26 | 29 | 37 | 52 | 52 | 68 | 68 |
| Bank 2 | 22 | 28 | 29 | 39 | 52 | 52 | 70 | 72 |
| Bank 3 | 0 | 7 | 9 | 10 | 16 | 16 | 24 | 24 |
| Bank 4 | 9 | 8 | 10 | 12 | 16 | 16 | 16 | 16 |
| Bank 5 | 0 | 10 | 10 | 15 | 20 | 20 | 28 | 28 |
| Total General Purpose Single Ended I/O | 68 | 104 | 114 | 150 | 206 | 206 | 274 | 278 |
| Differential I/O per Bank | | | | | | | | |
| Bank 0 | 13 | 13 | 14 | 18 | 25 | 25 | 34 | 35 |
| Bank 1 | 4 | 13 | 14 | 18 | 26 | 26 | 34 | 34 |
| Bank 2 | 11 | 14 | 14 | 19 | 26 | 26 | 35 | 36 |
| Bank 3 | 0 | 3 | 4 | 4 | 8 | 8 | 12 | 12 |
| Bank 4 | 4 | 4 | 5 | 6 | 8 | 8 | 8 | 8 |
| Bank 5 | 0 | 5 | 5 | 7 | 10 | 10 | 14 | 14 |
| Total General Purpose Differential I/O | 32 | 52 | 56 | 72 | 103 | 103 | 137 | 139 |
| | | | | | | | | |
| Dual Function I/O | 28 | 37 | 37 | 37 | 37 | 37 | 37 | 37 |
| High-speed Differential I/O | | | | | | | | |
| Bank 0 | 8 | 8 | 9 | 8 | 18 | 18 | 18 | 18 |
| Gearboxes | | | | | - | | | - |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 8 | 8 | 9 | 9 | 18 | 18 | 18 | 18 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 11 | 14 | 14 | 12 | 18 | 18 | 18 | 18 |
| DQS Groups | | | | - | | | | |
| Bank 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | | | |
| Bank 0 | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 1 | 1 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 2 | 2 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 3 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| Bank 4 | 1 | 1 | 1 | 1 | 2 | 2 | 1 | 4 |
| Bank 5 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| | | | | | | | | |
| VCC | 4 | 4 | 4 | 4 | 8 | 8 | 8 | 12 |
| GND | 4 | 10 | 12 | 16 | 24 | 24 | 27 | 48 |
| NC | 1 | 1 | 1 | 1 | 1 | 1 | 5 | 105 |
| Reserved for configuration | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 84 | 132 | 144 | 184 | 256 | 256 | 332 | 484 |



| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000ZE-1QN84I | 4320 | 1.2 V | -1 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-2QN84I | 4320 | 1.2 V | -2 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-3QN84I | 4320 | 1.2 V | -3 | Halogen-Free QFN | 84 | IND |
| LCMXO2-4000ZE-1MG132I | 4320 | 1.2 V | -1 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-2MG132I | 4320 | 1.2 V | -2 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-3MG132I | 4320 | 1.2 V | -3 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000ZE-1TG144I | 4320 | 1.2 V | -1 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-2TG144I | 4320 | 1.2 V | -2 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-3TG144I | 4320 | 1.2 V | -3 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000ZE-1BG256I | 4320 | 1.2 V | -1 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-2BG256I | 4320 | 1.2 V | -2 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-3BG256I | 4320 | 1.2 V | -3 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000ZE-1FTG256I | 4320 | 1.2 V | -1 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-2FTG256I | 4320 | 1.2 V | -2 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-3FTG256I | 4320 | 1.2 V | -3 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000ZE-1BG332I | 4320 | 1.2 V | -1 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-2BG332I | 4320 | 1.2 V | -2 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-3BG332I | 4320 | 1.2 V | -3 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000ZE-1FG484I | 4320 | 1.2 V | -1 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000ZE-2FG484I | 4320 | 1.2 V | -2 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000ZE-3FG484I | 4320 | 1.2 V | -3 | Halogen-Free fpBGA | 484 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144I | 6864 | 1.2 V | -1 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-2TG144I | 6864 | 1.2 V | -2 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-3TG144I | 6864 | 1.2 V | -3 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000ZE-1BG256I | 6864 | 1.2 V | -1 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-2BG256I | 6864 | 1.2 V | -2 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-3BG256I | 6864 | 1.2 V | -3 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000ZE-1FTG256I | 6864 | 1.2 V | -1 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-2FTG256I | 6864 | 1.2 V | -2 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-3FTG256I | 6864 | 1.2 V | -3 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000ZE-1BG332I | 6864 | 1.2 V | -1 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-2BG332I | 6864 | 1.2 V | -2 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-3BG332I | 6864 | 1.2 V | -3 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000ZE-1FG484I | 6864 | 1.2 V | -1 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000ZE-2FG484I | 6864 | 1.2 V | -2 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000ZE-3FG484I | 6864 | 1.2 V | -3 | Halogen-Free fpBGA | 484 | IND |



| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100IR11 | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-5TG100IR11 | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-6TG100IR11 | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-1200HC-4MG132IR11 | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-5MG132IR1 ¹ | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-6MG132IR11 | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-1200HC-4TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | -4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-5TG144IR1 ¹ | 1280 | 2.5 V / 3.3 V | -5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-1200HC-6TG144IR11 | 1280 | 2.5 V / 3.3 V | -6 | Halogen-Free TQFP | 144 | IND |

1. Specifications for the "LCMXO2-1200HC-speed package IR1" are the same as the "LCMXO2-1200ZE-speed package I" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



High Performance Industrial Grade Devices Without Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HE-4TG100I | 2112 | 1.2 V | -4 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HE-5TG100I | 2112 | 1.2 V | -5 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HE-6TG100I | 2112 | 1.2 V | -6 | Halogen-Free TQFP | 100 | IND |
| LCMXO2-2000HE-4MG132I | 2112 | 1.2 V | -4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HE-5MG132I | 2112 | 1.2 V | -5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HE-6MG132I | 2112 | 1.2 V | -6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-2000HE-4TG144I | 2112 | 1.2 V | -4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HE-5TG144I | 2112 | 1.2 V | -5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HE-6TG144I | 2112 | 1.2 V | -6 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-2000HE-4BG256I | 2112 | 1.2 V | -4 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HE-5BG256I | 2112 | 1.2 V | -5 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HE-6BG256I | 2112 | 1.2 V | -6 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-2000HE-4FTG256I | 2112 | 1.2 V | -4 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-2000HE-5FTG256I | 2112 | 1.2 V | -5 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-2000HE-6FTG256I | 2112 | 1.2 V | -6 | Halogen-Free ftBGA | 256 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHE-4FG484I | 2112 | 1.2 V | -4 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-2000UHE-5FG484I | 2112 | 1.2 V | -5 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-2000UHE-6FG484I | 2112 | 1.2 V | -6 | Halogen-Free fpBGA | 484 | IND |



MachXO2 Family Data Sheet Revision History

March 2017

Data Sheet DS1035

| Date | Version | Section | Change Summary |
|------------|---------|-------------------------------------|---|
| March 2017 | 3.3 | DC and Switching Characteristics | Updated the Absolute Maximum Ratings section. Added standards. |
| | | | Updated the sysIO Recommended Operating Conditions section. Added standards. |
| | | | Updated the sysIO Single-Ended DC Electrical Characteristics sec- tion. Added standards. |
| | | | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D_{VB} and the D_{VA} parameters were changed to D_{IB} and D_{IA} . The parameter descriptions were also modified. |
| | | Pinout Information | Updated the MachXO2 External Switching Characteristics – ZE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D_{VB} and the D_{VA} parameters were changed to D_{IB} and D_{IA} . The parameter descriptions were also modified. |
| | | | Updated the sysCONFIG Port Timing Specifications section. Corrected the t_{INITL} units from ns to μ s. |
| | | | Updated the Signal Descriptions section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals. |
| | | | Updated the Pinout Information Summary section. Added footnote to MachXO2-1200 32 QFN. |
| | | Ordering Information | Updated the MachXO2 Part Number Description section. Corrected the MG184, BG256, FTG256 package information. Added "(0.8 mm Pitch)" to BG332. |
| | | | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. — Updated LCMXO2-1200ZE-1UWG25ITR50 footnote. — Corrected footnote numbering typo. — Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2- 2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s. |

^{© 2016} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Date | Version | Section | Change Summary |
|------------|---------|-------------------------------------|---|
| May 2016 | 3.2 | All | Moved designation for 84 QFN package information from 'Advanced' to 'Final'. |
| | | Introduction | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Added 'Advanced' 48 QFN package. — Revised footnote 6. — Added footnote 9. |
| | | DC and Switching Characteristics | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Added footnote 12. |
| | | | Updated the MachXO2 External Switching Characteristics – ZE Devices section. Added footnote 12. |
| | | Pinout Information | Updated the Signal Descriptions section. Added information on GND signal. |
| | | | Updated the Pinout Information Summary section. — Added 'Advanced' MachXO2-256 48 QFN values. — Added 'Advanced' MachXO2-640 48 QFN values. — Added footnote to GND. — Added footnotes 2 and 3. |
| | | Ordering Information | Updated the MachXO2 Part Number Description section. Added 'Advanced' SG48 package and revised footnote. |
| | | | Updated the Ordering Information section. — Added part numbers for 'Advanced' QFN 48 package. |
| March 2016 | 3.1 | Introduction | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Added 32 QFN value for XO2-1200. — Added 84 QFN (7 mm x 7 mm, 0.5 mm) package. — Modified package name to 100-pin TQFP. — Modified package name to 144-pin TQFP. — Added footnote. |
| | | Architecture | Updated the Typical I/O Behavior During Power-up section. Removed reference to TN1202. |
| | | DC and Switching Characteristics | Updated the sysCONFIG Port Timing Specifications section. Revised t _{DPPDONE} and t _{DPPINIT} Max. values per PCN 03A-16, released March 2016. |
| | | Pinout Information | Updated the Pinout Information Summary section. — Added MachXO2-1200 32 QFN values. — Added 'Advanced' MachXO2-4000 84 QFN values. |
| | | Ordering Information | Updated the MachXO2 Part Number Description section. Added 'Advanced' QN84 package and footnote. |
| | | | Updated the Ordering Information section. — Added part numbers for 1280 LUTs QFN 32 package. — Added part numbers for 4320 LUTs QFN 84 package. |
| March 2015 | 3.0 | Introduction | Updated the Features section. Revised Table 1-1, MachXO2 Family Selection Guide. — Changed 64-ball ucBGA dimension. |
| | | Architecture | Updated the Device Configuration section. Added JTAGENB to TAP dual purpose pins. |



| Date | Version | Section | Change Summary |
|--------------|---------|-------------------------------------|--|
| January 2013 | 02.0 | Introduction | Updated the total number IOs to include JTAGENB. |
| | | Architecture | Supported Output Standards table – Added 3.3 $\rm V_{\rm CCIO}$ (Typ.) to LVDS row. |
| | | | Changed SRAM CRC Error Detection to Soft Error Detection. |
| | | DC and Switching Characteristics | Power Supply Ramp Rates table – Updated Units column for t _{RAMP} symbol. |
| | | | Added new Maximum sysIO Buffer Performance table. |
| | | | sysCLOCK PLL Timing table – Updated Min. column values for f_{IN} , |
| | | | f_{OUT},f_{OUT2} and f_{PFD} parameters. Added t_{SPO} parameter. Updated footnote 6. |
| | | | MachXO2 Oscillator Output Frequency table – Updated symbol name for t _{STABLEOSC} . |
| | | | DC Electrical Characteristics table – Updated conditions for ${\rm I}_{\rm IL,}~{\rm I}_{\rm IH}$ symbols. |
| | | | Corrected parameters tDQVBS and tDQVAS |
| | | | Corrected MachXO2 ZE parameters tDVADQ and tDVEDQ |
| | | Pinout Information | Included the MachXO2-4000HE 184 csBGA package. |
| | | Ordering Information | Updated part number. |
| April 2012 | 01.9 | Architecture | Removed references to TN1200. |
| | | Ordering Information | Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package. |
| | | | Added new part number and footnote 2 for LCMXO2-1200ZE- 1UWG25ITR50. |
| | | | Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR. |
| | | Supplemental Information | Removed references to TN1200. |
| March 2012 | 01.8 | Introduction | Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table. |
| | | DC and Switching Characteristics | Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing dia- gram. |
| | | Pinout Information | Removed footnote from Pin Information Summary tables. |
| | | | Added 32 QFN package to Pin Information Summary table. |
| | | Ordering Information | Updated Part Number Description and Ordering Information tables for 32 QFN package. |
| | | | Updated topside mark diagram in the Ordering Information section. |



| Date | Version | Section | Change Summary |
|---------------|---------|-------------------------------------|--|
| February 2012 | 01.7 | All | Updated document with new corporate logo. |
| | 01.6 | — | Data sheet status changed from preliminary to final. |
| | | Introduction | MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP. |
| | | DC and Switching Characteristics | Updated Flash Download Time table. |
| | | | Modified Storage Temperature in the Absolute Maximum Ratings section. |
| | | | Updated I _{DK} max in Hot Socket Specifications table. |
| | | | Modified Static Supply Current tables for ZE and HC/HE devices. |
| | | | Updated Power Supply Ramp Rates table. |
| | | | Updated Programming and Erase Supply Current tables. |
| | | | Updated data in the External Switching Characteristics table. |
| | | | Corrected Absolute Maximum Ratings for Dedicated Input Voltage Applied for LCMXO2 HC. |
| | | | DC Electrical Characteristics table – Minor corrections to conditions for $\mathbf{I}_{IL}, \mathbf{I}_{IH.}$ |
| | | Pinout Information | Removed references to 49-ball WLCSP. |
| | | | Signal Descriptions table – Updated description for GND, VCC, and VCCIOx. |
| | | | Updated Pin Information Summary table – Number of VCCIOs, GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256, 640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA. |
| | | Ordering Information | Removed references to 49-ball WLCSP |
| August 2011 | 01.5 | DC and Switching Characteristics | Updated ESD information. |
| | | Ordering Information | Updated footnote for ordering WLCSP devices. |
| | 01.4 | Architecture | Updated information in Clock/Control Distribution Network and sys- CLOCK Phase Locked Loops (PLLs). |
| | | DC and Switching Characteristics | Updated ${\rm I}_{\rm IL}$ and ${\rm I}_{\rm IH}$ conditions in the DC Electrical Characteristics table. |
| | | Pinout Information | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables. |
| | | | Updated Pin Information Summary table: Dual Function I/O, DQS Groups Bank 1, Total General Purpose Single-Ended I/O, Differential I/O Per Bank, Total Count of Bonded Pins, Gearboxes. |
| | | | Added column of data for MachXO2-2000 49 WLCSP. |
| | | Ordering Information | Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices. |
| | | | Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE- 4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE- 6FG484I. |
| | | | Added footnote for WLCSP package parts. |
| | | Supplemental Information | Removed reference to Stand-alone Power Calculator for MachXO2 Devices. Added reference to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices. |