



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

|                                |                                                                                                                                                                                 |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                          |
| Number of LABs/CLBs            | 264                                                                                                                                                                             |
| Number of Logic Elements/Cells | 2112                                                                                                                                                                            |
| Total RAM Bits                 | 75776                                                                                                                                                                           |
| Number of I/O                  | 79                                                                                                                                                                              |
| Number of Gates                | -                                                                                                                                                                               |
| Voltage - Supply               | 2.375V ~ 3.465V                                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                                 |
| Package / Case                 | 100-LQFP                                                                                                                                                                        |
| Supplier Device Package        | 100-TQFP (14x14)                                                                                                                                                                |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmx02-2000hc-4tg100c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmx02-2000hc-4tg100c</a> |

This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{LOCK}$  parameter has been satisfied.

The MachXO2 also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the [sysCLOCK PLL Timing](#) table.

The MachXO2 PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the  $t_{LOCK}$  parameter has been satisfied. The timing parameters for the PLL are shown in the [sysCLOCK PLL Timing](#) table.

For more details on the PLL and the WISHBONE interface, see TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#).

**Figure 2-7. PLL Diagram**





Table 2-4 provides signal descriptions of the PLL block.

**Table 2-4. PLL Signal Descriptions**

| Port Name     | I/O | Description                                                       |
|---------------|-----|-------------------------------------------------------------------|
| CLKI          | I   | Input clock to PLL                                                |
| CLKFB         | I   | Feedback clock                                                    |
| PHASESEL[1:0] | I   | Select which output is affected by Dynamic Phase adjustment ports |
| PHASEDIR      | I   | Dynamic Phase adjustment direction                                |
| PHASESTEP     | I   | Dynamic Phase step – toggle shifts VCO phase adjust by one step.  |

Figure 2-17. Output Gearbox



More information on the output gearbox is available in TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#).

**Table 2-18. MachXO2 Power Saving Features Description**

| Device Subsystem                            | Feature Description                                                                                                                                                                                                                                                                                                                                         |
|---------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bandgap                                     | The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.                                                                                               |
| Power-On-Reset (POR)                        | The POR can be turned off in standby mode. This monitors V <sub>CC</sub> levels. In the event of unsafe V <sub>CC</sub> drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable. |
| On-Chip Oscillator                          | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.                                                                                                                                                                                                 |
| PLL                                         | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.                                                                     |
| I/O Bank Controller                         | Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.                                                                                 |
| Dynamic Clock Enable for Primary Clock Nets | Each primary clock net can be dynamically disabled to save power.                                                                                                                                                                                                                                                                                           |
| Power Guard                                 | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.                |

For more details on the standby mode refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

## Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V<sub>CCINT</sub> and V<sub>CCIO</sub> voltage levels during power-up and operation. At power-up, the POR circuitry monitors V<sub>CCINT</sub> and V<sub>CCIO0</sub> (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the V<sub>PORUP</sub> level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V<sub>CCINT</sub> is the same as the V<sub>CC</sub> supply voltage. For devices with voltage regulators (HC devices), V<sub>CCINT</sub> is regulated from the V<sub>CC</sub> supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t<sub>REFRESH</sub>) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V<sub>CC</sub> voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V<sub>CCINT</sub> levels. If V<sub>CCINT</sub> drops below V<sub>PORDNBG</sub> level (with the bandgap circuitry switched on) or below V<sub>PORDNSRAM</sub> level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V<sub>CCINT</sub> and V<sub>CCIO</sub> voltage levels. V<sub>PORDNBG</sub> and V<sub>PORDNSRAM</sub> are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the V<sub>PORDNSRAM</sub> reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V<sub>CC</sub> supply dropping below V<sub>CC</sub> (min) they should not shut down the bandgap or POR circuit.

---

## Configuration and Testing

This section describes the configuration and testing features of the MachXO2 family.

### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with  $V_{CCIO}$  Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#) and TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#).

### Device Configuration

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

1. Internal Flash Download
2. JTAG
3. Standard Serial Peripheral Interface (Master SPI mode) – interface to boot PROM memory
4. System microprocessor to drive a serial slave SPI port (SSPI mode)
5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, [MachXO2 Programming and Configuration Usage Guide](#) for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

### Static Supply Current – ZE Devices<sup>1, 2, 3, 6</sup>

| Symbol     | Parameter                                            | Device        | Typ. <sup>4</sup> | Units   |
|------------|------------------------------------------------------|---------------|-------------------|---------|
| $I_{CC}$   | Core Power Supply                                    | LCMXO2-256ZE  | 18                | $\mu A$ |
|            |                                                      | LCMXO2-640ZE  | 28                | $\mu A$ |
|            |                                                      | LCMXO2-1200ZE | 56                | $\mu A$ |
|            |                                                      | LCMXO2-2000ZE | 80                | $\mu A$ |
|            |                                                      | LCMXO2-4000ZE | 124               | $\mu A$ |
|            |                                                      | LCMXO2-7000ZE | 189               | $\mu A$ |
| $I_{CCIO}$ | Bank Power Supply <sup>5</sup><br>$V_{CCIO} = 2.5 V$ | All devices   | 1                 | $\mu A$ |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip oscillator is off, on-chip PLL is off. To estimate the impact of turning each of these items on, please refer to the following table or for more detail with your specific design use the Power Calculator tool.
- Frequency = 0 MHz.
- $T_J = 25^\circ C$ , power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

### Static Power Consumption Contribution of Different Components – ZE Devices

The table below can be used for approximating static power consumption. For a more accurate power analysis for your design please use the Power Calculator tool.

| Symbol                   | Parameter                                     | Typ. | Units   |
|--------------------------|-----------------------------------------------|------|---------|
| $I_{DCBG}$               | Bandgap DC power contribution                 | 101  | $\mu A$ |
| $I_{DCPOR}$              | POR DC power contribution                     | 38   | $\mu A$ |
| $I_{DCIOBANKCONTROLLER}$ | DC power contribution per I/O bank controller | 143  | $\mu A$ |

### Static Supply Current – HC/HE Devices<sup>1, 2, 3, 6</sup>

| Symbol     | Parameter                                                   | Device         | Typ. <sup>4</sup> | Units |
|------------|-------------------------------------------------------------|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply                                           | LCMXO2-256HC   | 1.15              | mA    |
|            |                                                             | LCMXO2-640HC   | 1.84              | mA    |
|            |                                                             | LCMXO2-640UHC  | 3.48              | mA    |
|            |                                                             | LCMXO2-1200HC  | 3.49              | mA    |
|            |                                                             | LCMXO2-1200UHC | 4.80              | mA    |
|            |                                                             | LCMXO2-2000HC  | 4.80              | mA    |
|            |                                                             | LCMXO2-2000UHC | 8.44              | mA    |
|            |                                                             | LCMXO2-4000HC  | 8.45              | mA    |
|            |                                                             | LCMXO2-7000HC  | 12.87             | mA    |
|            |                                                             | LCMXO2-2000HE  | 1.39              | mA    |
|            |                                                             | LCMXO2-4000HE  | 2.55              | mA    |
|            |                                                             | LCMXO2-7000HE  | 4.06              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>5</sup><br>$V_{CCIO} = 2.5\text{ V}$ | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip oscillator is off, on-chip PLL is off.
- Frequency = 0 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

### Programming and Erase Flash Supply Current – HC/HE Devices<sup>1, 2, 3, 4</sup>

| Symbol     | Parameter                      | Device         | Typ. <sup>5</sup> | Units |
|------------|--------------------------------|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply              | LCMXO2-256HC   | 14.6              | mA    |
|            |                                | LCMXO2-640HC   | 16.1              | mA    |
|            |                                | LCMXO2-640UHC  | 18.8              | mA    |
|            |                                | LCMXO2-1200HC  | 18.8              | mA    |
|            |                                | LCMXO2-1200UHC | 22.1              | mA    |
|            |                                | LCMXO2-2000HC  | 22.1              | mA    |
|            |                                | LCMXO2-2000UHC | 26.8              | mA    |
|            |                                | LCMXO2-4000HC  | 26.8              | mA    |
|            |                                | LCMXO2-7000HC  | 33.2              | mA    |
|            |                                | LCMXO2-2000HE  | 18.3              | mA    |
|            |                                | LCMXO2-2000UHE | 20.4              | mA    |
|            |                                | LCMXO2-4000HE  | 20.4              | mA    |
|            |                                | LCMXO2-7000HE  | 23.9              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>6</sup> | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.
- Typical user pattern.
- JTAG programming is at 25 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Per bank.  $V_{CCIO} = 2.5\text{ V}$ . Does not include pull-up/pull-down.

**Programming and Erase Flash Supply Current – ZE Devices<sup>1, 2, 3, 4</sup>**

| Symbol     | Parameter                      | Device        | Typ. <sup>5</sup> | Units |
|------------|--------------------------------|---------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply              | LCMXO2-256ZE  | 13                | mA    |
|            |                                | LCMXO2-640ZE  | 14                | mA    |
|            |                                | LCMXO2-1200ZE | 15                | mA    |
|            |                                | LCMXO2-2000ZE | 17                | mA    |
|            |                                | LCMXO2-4000ZE | 18                | mA    |
|            |                                | LCMXO2-7000ZE | 20                | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>6</sup> | All devices   | 0                 | mA    |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

2. Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.


5.  $T_J = 25^\circ\text{C}$ , power supplies at nominal voltage.

6. Per bank.  $V_{CCIO} = 2.5\text{ V}$ . Does not include pull-up/pull-down.

### LVDS Emulation

MachXO2 devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

**Figure 3-1. LVDS Using External Resistors (LVDS25E)**



**Table 3-1. LVDS25E DC Conditions**

#### Over Recommended Operating Conditions

| Parameter  | Description                 | Typ.  | Units |
|------------|-----------------------------|-------|-------|
| $Z_{OUT}$  | Output impedance            | 20    | Ohms  |
| $R_S$      | Driver series resistor      | 158   | Ohms  |
| $R_P$      | Driver parallel resistor    | 140   | Ohms  |
| $R_T$      | Receiver termination        | 100   | Ohms  |
| $V_{OH}$   | Output high voltage         | 1.43  | V     |
| $V_{OL}$   | Output low voltage          | 1.07  | V     |
| $V_{OD}$   | Output differential voltage | 0.35  | V     |
| $V_{CM}$   | Output common mode voltage  | 1.25  | V     |
| $Z_{BACK}$ | Back impedance              | 100.5 | Ohms  |
| $I_{DC}$   | DC output current           | 6.03  | mA    |


### MachXO2 External Switching Characteristics – ZE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

Over Recommended Operating Conditions


| Parameter                                                    | Description                                   | Device                          | –3    |       | –2    |       | –1    |       | Units |
|--------------------------------------------------------------|-----------------------------------------------|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
|                                                              |                                               |                                 | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| Clocks                                                       |                                               |                                 |       |       |       |       |       |       |       |
| Primary Clocks                                               |                                               |                                 |       |       |       |       |       |       |       |
| f <sub>MAX_PRI</sub> <sup>8</sup>                            | Frequency for Primary Clock Tree              | All MachXO2 devices             | —     | 150   | —     | 125   | —     | 104   | MHz   |
| t <sub>W_PRI</sub>                                           | Clock Pulse Width for Primary Clock           | All MachXO2 devices             | 1.00  | —     | 1.20  | —     | 1.40  | —     | ns    |
| t <sub>SKEW_PRI</sub>                                        | Primary Clock Skew Within a Device            | MachXO2-256ZE                   | —     | 1250  | —     | 1272  | —     | 1296  | ps    |
|                                                              |                                               | MachXO2-640ZE                   | —     | 1161  | —     | 1183  | —     | 1206  | ps    |
|                                                              |                                               | MachXO2-1200ZE                  | —     | 1213  | —     | 1267  | —     | 1322  | ps    |
|                                                              |                                               | MachXO2-2000ZE                  | —     | 1204  | —     | 1250  | —     | 1296  | ps    |
|                                                              |                                               | MachXO2-4000ZE                  | —     | 1195  | —     | 1233  | —     | 1269  | ps    |
|                                                              |                                               | MachXO2-7000ZE                  | —     | 1243  | —     | 1268  | —     | 1296  | ps    |
| Edge Clock                                                   |                                               |                                 |       |       |       |       |       |       |       |
| f <sub>MAX_EDGE</sub> <sup>8</sup>                           | Frequency for Edge Clock                      | MachXO2-1200 and larger devices | —     | 210   | —     | 175   | —     | 146   | MHz   |
| Pin-LUT-Pin Propagation Delay                                |                                               |                                 |       |       |       |       |       |       |       |
| t <sub>PD</sub>                                              | Best case propagation delay through one LUT-4 | All MachXO2 devices             | —     | 9.35  | —     | 9.78  | —     | 10.21 | ns    |
| General I/O Pin Parameters (Using Primary Clock without PLL) |                                               |                                 |       |       |       |       |       |       |       |
| t <sub>CO</sub>                                              | Clock to Output – PIO Output Register         | MachXO2-256ZE                   | —     | 10.46 | —     | 10.86 | —     | 11.25 | ns    |
|                                                              |                                               | MachXO2-640ZE                   | —     | 10.52 | —     | 10.92 | —     | 11.32 | ns    |
|                                                              |                                               | MachXO2-1200ZE                  | —     | 11.24 | —     | 11.68 | —     | 12.12 | ns    |
|                                                              |                                               | MachXO2-2000ZE                  | —     | 11.27 | —     | 11.71 | —     | 12.16 | ns    |
|                                                              |                                               | MachXO2-4000ZE                  | —     | 11.28 | —     | 11.78 | —     | 12.28 | ns    |
|                                                              |                                               | MachXO2-7000ZE                  | —     | 11.22 | —     | 11.76 | —     | 12.30 | ns    |
| t <sub>SU</sub>                                              | Clock to Data Setup – PIO Input Register      | MachXO2-256ZE                   | –0.21 | —     | –0.21 | —     | –0.21 | —     | ns    |
|                                                              |                                               | MachXO2-640ZE                   | –0.22 | —     | –0.22 | —     | –0.22 | —     | ns    |
|                                                              |                                               | MachXO2-1200ZE                  | –0.25 | —     | –0.25 | —     | –0.25 | —     | ns    |
|                                                              |                                               | MachXO2-2000ZE                  | –0.27 | —     | –0.27 | —     | –0.27 | —     | ns    |
|                                                              |                                               | MachXO2-4000ZE                  | –0.31 | —     | –0.31 | —     | –0.31 | —     | ns    |
|                                                              |                                               | MachXO2-7000ZE                  | –0.33 | —     | –0.33 | —     | –0.33 | —     | ns    |
| t <sub>H</sub>                                               | Clock to Data Hold – PIO Input Register       | MachXO2-256ZE                   | 3.96  | —     | 4.25  | —     | 4.65  | —     | ns    |
|                                                              |                                               | MachXO2-640ZE                   | 4.01  | —     | 4.31  | —     | 4.71  | —     | ns    |
|                                                              |                                               | MachXO2-1200ZE                  | 3.95  | —     | 4.29  | —     | 4.73  | —     | ns    |
|                                                              |                                               | MachXO2-2000ZE                  | 3.94  | —     | 4.29  | —     | 4.74  | —     | ns    |
|                                                              |                                               | MachXO2-4000ZE                  | 3.96  | —     | 4.36  | —     | 4.87  | —     | ns    |
|                                                              |                                               | MachXO2-7000ZE                  | 3.93  | —     | 4.37  | —     | 4.91  | —     | ns    |

| Parameter                                                                                                                          | Description                                                    | Device                                                                          | -3    |       | -2    |       | -1    |       | Units |
|------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|---------------------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|-------|
|                                                                                                                                    |                                                                |                                                                                 | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| t <sub>HPLL</sub>                                                                                                                  | Clock to Data Hold – PIO Input Register                        | MachXO2-1200ZE                                                                  | 0.66  | —     | 0.68  | —     | 0.80  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | 0.68  | —     | 0.70  | —     | 0.83  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | 0.68  | —     | 0.71  | —     | 0.84  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | 0.73  | —     | 0.74  | —     | 0.87  | —     | ns    |
| t <sub>SU_DELPLL</sub>                                                                                                             | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-1200ZE                                                                  | 5.14  | —     | 5.69  | —     | 6.20  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | 5.11  | —     | 5.67  | —     | 6.17  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | 5.27  | —     | 5.84  | —     | 6.35  | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | 5.15  | —     | 5.71  | —     | 6.23  | —     | ns    |
| t <sub>H_DELPLL</sub>                                                                                                              | Clock to Data Hold – PIO Input Register with Input Data Delay  | MachXO2-1200ZE                                                                  | –1.36 | —     | –1.36 | —     | –1.36 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-2000ZE                                                                  | –1.35 | —     | –1.35 | —     | –1.35 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-4000ZE                                                                  | –1.43 | —     | –1.43 | —     | –1.43 | —     | ns    |
|                                                                                                                                    |                                                                | MachXO2-7000ZE                                                                  | –1.41 | —     | –1.41 | —     | –1.41 | —     | ns    |
| Generic DDRX1 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Aligned <sup>9, 12</sup>   |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After CLK                                     | All MachXO2 devices, all sides                                                  | —     | 0.382 | —     | 0.401 | —     | 0.417 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After CLK                                      |                                                                                 | 0.670 | —     | 0.684 | —     | 0.693 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX1 Input Data Speed                                         |                                                                                 | —     | 140   | —     | 116   | —     | 98    | Mbps  |
| f <sub>DDRX1</sub>                                                                                                                 | DDRX1 SCLK Frequency                                           |                                                                                 | —     | 70    | —     | 58    | —     | 49    | MHz   |
| Generic DDRX1 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX1_RX.SCLK.Centered <sup>9, 12</sup> |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>SU</sub>                                                                                                                    | Input Data Setup Before CLK                                    | All MachXO2 devices, all sides                                                  | 1.319 | —     | 1.412 | —     | 1.462 | —     | ns    |
| t <sub>HO</sub>                                                                                                                    | Input Data Hold After CLK                                      |                                                                                 | 0.717 | —     | 1.010 | —     | 1.340 | —     | ns    |
| f <sub>DATA</sub>                                                                                                                  | DDRX1 Input Data Speed                                         |                                                                                 | —     | 140   | —     | 116   | —     | 98    | Mbps  |
| f <sub>DDRX1</sub>                                                                                                                 | DDRX1 SCLK Frequency                                           |                                                                                 | —     | 70    | —     | 58    | —     | 49    | MHz   |
| Generic DDRX2 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Aligned <sup>9, 12</sup>   |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After CLK                                     | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | —     | 0.361 | —     | 0.346 | —     | 0.334 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After CLK                                      |                                                                                 | 0.602 | —     | 0.625 | —     | 0.648 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX2 Serial Input Data Speed                                  |                                                                                 | —     | 280   | —     | 234   | —     | 194   | Mbps  |
| f <sub>DDRX2</sub>                                                                                                                 | DDRX2 ECLK Frequency                                           |                                                                                 | —     | 140   | —     | 117   | —     | 97    | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 70    | —     | 59    | —     | 49    | MHz   |
| Generic DDRX2 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_RX.ECLK.Centered <sup>9, 12</sup> |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>SU</sub>                                                                                                                    | Input Data Setup Before CLK                                    | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | 0.472 | —     | 0.672 | —     | 0.865 | —     | ns    |
| t <sub>HO</sub>                                                                                                                    | Input Data Hold After CLK                                      |                                                                                 | 0.363 | —     | 0.501 | —     | 0.743 | —     | ns    |
| f <sub>DATA</sub>                                                                                                                  | DDRX2 Serial Input Data Speed                                  |                                                                                 | —     | 280   | —     | 234   | —     | 194   | Mbps  |
| f <sub>DDRX2</sub>                                                                                                                 | DDRX2 ECLK Frequency                                           |                                                                                 | —     | 140   | —     | 117   | —     | 97    | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 70    | —     | 59    | —     | 49    | MHz   |
| Generic DDR4 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input - GDDRX4_RX.ECLK.Aligned <sup>9, 12</sup>    |                                                                |                                                                                 |       |       |       |       |       |       |       |
| t <sub>DVA</sub>                                                                                                                   | Input Data Valid After ECLK                                    | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only <sup>11</sup> | —     | 0.307 | —     | 0.316 | —     | 0.326 | UI    |
| t <sub>DVE</sub>                                                                                                                   | Input Data Hold After ECLK                                     |                                                                                 | 0.662 | —     | 0.650 | —     | 0.649 | —     | UI    |
| f <sub>DATA</sub>                                                                                                                  | DDRX4 Serial Input Data Speed                                  |                                                                                 | —     | 420   | —     | 352   | —     | 292   | Mbps  |
| f <sub>DDRX4</sub>                                                                                                                 | DDRX4 ECLK Frequency                                           |                                                                                 | —     | 210   | —     | 176   | —     | 146   | MHz   |
| f <sub>SCLK</sub>                                                                                                                  | SCLK Frequency                                                 |                                                                                 | —     | 53    | —     | 44    | —     | 37    | MHz   |


**Figure 3-9. GDDR71 Video Timing Waveforms**



**Figure 3-10. Receiver GDDR71\_RX. Waveforms**



**Figure 3-11. Transmitter GDDR71\_TX. Waveforms**



## Flash Download Time<sup>1, 2</sup>

| Symbol               | Parameter                | Device       | Typ. | Units |
|----------------------|--------------------------|--------------|------|-------|
| $t_{\text{REFRESH}}$ | POR to Device I/O Active | LCMXO2-256   | 0.6  | ms    |
|                      |                          | LCMXO2-640   | 1.0  | ms    |
|                      |                          | LCMXO2-640U  | 1.9  | ms    |
|                      |                          | LCMXO2-1200  | 1.9  | ms    |
|                      |                          | LCMXO2-1200U | 1.4  | ms    |
|                      |                          | LCMXO2-2000  | 1.4  | ms    |
|                      |                          | LCMXO2-2000U | 2.4  | ms    |
|                      |                          | LCMXO2-4000  | 2.4  | ms    |
|                      |                          | LCMXO2-7000  | 3.8  | ms    |


1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.

2. The Flash download time is measured starting from the maximum voltage of POR trip point.

## JTAG Port Timing Specifications

| Symbol               | Parameter                                                          | Min. | Max. | Units |
|----------------------|--------------------------------------------------------------------|------|------|-------|
| $f_{\text{MAX}}$     | TCK clock frequency                                                | —    | 25   | MHz   |
| $t_{\text{BTCPH}}$   | TCK [BSCAN] clock pulse width high                                 | 20   | —    | ns    |
| $t_{\text{BTCPL}}$   | TCK [BSCAN] clock pulse width low                                  | 20   | —    | ns    |
| $t_{\text{BTS}}$     | TCK [BSCAN] setup time                                             | 10   | —    | ns    |
| $t_{\text{BTH}}$     | TCK [BSCAN] hold time                                              | 8    | —    | ns    |
| $t_{\text{BTCO}}$    | TAP controller falling edge of clock to valid output               | —    | 10   | ns    |
| $t_{\text{BTCODIS}}$ | TAP controller falling edge of clock to valid disable              | —    | 10   | ns    |
| $t_{\text{BTCOEN}}$  | TAP controller falling edge of clock to valid enable               | —    | 10   | ns    |
| $t_{\text{BTCRS}}$   | BSCAN test capture register setup time                             | 8    | —    | ns    |
| $t_{\text{BTCRH}}$   | BSCAN test capture register hold time                              | 20   | —    | ns    |
| $t_{\text{BUTCO}}$   | BSCAN test update register, falling edge of clock to valid output  | —    | 25   | ns    |
| $t_{\text{BTUODIS}}$ | BSCAN test update register, falling edge of clock to valid disable | —    | 25   | ns    |
| $t_{\text{BTUPOEN}}$ | BSCAN test update register, falling edge of clock to valid enable  | —    | 25   | ns    |

**Figure 3-12. JTAG Port Timing Waveforms**



### I<sup>2</sup>C Port Timing Specifications<sup>1, 2</sup>

| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCL clock frequency | —    | 400  | kHz   |

- MachXO2 supports the following modes:
  - Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
  - Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
- Refer to the I<sup>2</sup>C specification for timing requirements.

### SPI Port Timing Specifications<sup>1</sup>


| Symbol           | Parameter                   | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f <sub>MAX</sub> | Maximum SCK clock frequency | —    | 45   | MHz   |

- Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

### Switching Test Conditions

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

**Figure 3-13. Output Test Load, LVTTTL and LVCMOS Standards**



**Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces**

| Test Condition                              | R1       | CL  | Timing Ref.                       | VT              |
|---------------------------------------------|----------|-----|-----------------------------------|-----------------|
| LVTTTL and LVCMOS settings (L -> H, H -> L) | $\infty$ | 0pF | LVTTTL, LVCMOS 3.3 = 1.5 V        | —               |
|                                             |          |     | LVCMOS 2.5 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.8 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.5 = V <sub>CCIO</sub> /2 | —               |
|                                             |          |     | LVCMOS 1.2 = V <sub>CCIO</sub> /2 | —               |
| LVTTTL and LVCMOS 3.3 (Z -> H)              | 188      | 0pF | 1.5 V                             | V <sub>OL</sub> |
| LVTTTL and LVCMOS 3.3 (Z -> L)              |          |     | 1.5 V                             | V <sub>OH</sub> |
| Other LVCMOS (Z -> H)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OL</sub> |
| Other LVCMOS (Z -> L)                       |          |     | V <sub>CCIO</sub> /2              | V <sub>OH</sub> |
| LVTTTL + LVCMOS (H -> Z)                    |          |     | V <sub>OH</sub> - 0.15 V          | V <sub>OL</sub> |
| LVTTTL + LVCMOS (L -> Z)                    |          |     | V <sub>OL</sub> - 0.15 V          | V <sub>OH</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.

### Pinout Information Summary

|                                                        | MachXO2-256         |                     |          |          |           | MachXO2-640         |          |           | MachXO2-640U |
|--------------------------------------------------------|---------------------|---------------------|----------|----------|-----------|---------------------|----------|-----------|--------------|
|                                                        | 32 QFN <sup>1</sup> | 48 QFN <sup>3</sup> | 64 ucBGA | 100 TQFP | 132 csBGA | 48 QFN <sup>3</sup> | 100 TQFP | 132 csBGA | 144 TQFP     |
| <b>General Purpose I/O per Bank</b>                    |                     |                     |          |          |           |                     |          |           |              |
| Bank 0                                                 | 8                   | 10                  | 9        | 13       | 13        | 10                  | 18       | 19        | 27           |
| Bank 1                                                 | 2                   | 10                  | 12       | 14       | 14        | 10                  | 20       | 20        | 26           |
| Bank 2                                                 | 9                   | 10                  | 11       | 14       | 14        | 10                  | 20       | 20        | 28           |
| Bank 3                                                 | 2                   | 10                  | 12       | 14       | 14        | 10                  | 20       | 20        | 26           |
| Bank 4                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Total General Purpose Single Ended I/O                 | 21                  | 40                  | 44       | 55       | 55        | 40                  | 78       | 79        | 107          |
| <b>Differential I/O per Bank</b>                       |                     |                     |          |          |           |                     |          |           |              |
| Bank 0                                                 | 4                   | 5                   | 5        | 7        | 7         | 5                   | 9        | 10        | 14           |
| Bank 1                                                 | 1                   | 5                   | 6        | 7        | 7         | 5                   | 10       | 10        | 13           |
| Bank 2                                                 | 4                   | 5                   | 5        | 7        | 7         | 5                   | 10       | 10        | 14           |
| Bank 3                                                 | 1                   | 5                   | 6        | 7        | 7         | 5                   | 10       | 10        | 13           |
| Bank 4                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Total General Purpose Differential I/O                 | 10                  | 20                  | 22       | 28       | 28        | 20                  | 39       | 40        | 54           |
| <b>Dual Function I/O</b>                               |                     |                     |          |          |           |                     |          |           |              |
|                                                        | 22                  | 25                  | 27       | 29       | 29        | 25                  | 29       | 29        | 33           |
| <b>High-speed Differential I/O</b>                     |                     |                     |          |          |           |                     |          |           |              |
| Bank 0                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| <b>Gearboxes</b>                                       |                     |                     |          |          |           |                     |          |           |              |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| <b>DQS Groups</b>                                      |                     |                     |          |          |           |                     |          |           |              |
| Bank 1                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 2            |
| <b>VCCIO Pins</b>                                      |                     |                     |          |          |           |                     |          |           |              |
| Bank 0                                                 | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 3            |
| Bank 1                                                 | 1                   | 1                   | 2        | 2        | 2         | 1                   | 2        | 2         | 3            |
| Bank 2                                                 | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 3            |
| Bank 3                                                 | 1                   | 1                   | 2        | 2        | 2         | 1                   | 2        | 2         | 3            |
| Bank 4                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5                                                 | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| VCC                                                    | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 4            |
| GND <sup>2</sup>                                       | 2                   | 1                   | 8        | 8        | 8         | 1                   | 8        | 10        | 12           |
| NC                                                     | 0                   | 0                   | 1        | 26       | 58        | 0                   | 3        | 32        | 8            |
| Reserved for Configuration                             | 1                   | 1                   | 1        | 1        | 1         | 1                   | 1        | 1         | 1            |
| Total Count of Bonded Pins                             | 32                  | 49                  | 64       | 100      | 132       | 49                  | 100      | 132       | 144          |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.
2. For 48 QFN package, exposed die pad is the device ground.
3. 48-pin QFN information is 'Advanced'.

## **For Further Information**

For further information regarding logic signal connections for various packages please refer to the MachXO2 Device Pinout Files.

## **Thermal Management**

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Users must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

## **For Further Information**

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1198, [Power Estimation and Management for MachXO2 Devices](#)
- The Power Calculator tool is included with the Lattice design tools, or as a standalone download from [www.latticesemi.com/software](http://www.latticesemi.com/software)

## Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

|                                                        |                                       |
|--------------------------------------------------------|---------------------------------------|
| <b>LATTICE</b><br>LCMXO2-1200ZE<br>1TG100C<br>Datecode | LCMXO2<br>256ZE<br>1UG64C<br>Datecode |
|--------------------------------------------------------|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144C  | 6864 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-2TG144C  | 6864 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-3TG144C  | 6864 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-1BG256C  | 6864 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-2BG256C  | 6864 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-3BG256C  | 6864 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-1FTG256C | 6864 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-2FTG256C | 6864 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-3FTG256C | 6864 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-1BG332C  | 6864 | 1.2 V          | –1    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-2BG332C  | 6864 | 1.2 V          | –2    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-3BG332C  | 6864 | 1.2 V          | –3    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-1FG484C  | 6864 | 1.2 V          | –1    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-2FG484C  | 6864 | 1.2 V          | –2    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-3FG484C  | 6864 | 1.2 V          | –3    | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-2TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-3TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200ZE-1MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-2MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-3MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200ZE-1TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-2TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200ZE-3TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | COM   |

1. Specifications for the “LCMXO2-1200ZE-speed package CR1” are the same as the “LCMXO2-1200ZE-speed package C” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHC-4FG484C | 2112 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-2000UHC-5FG484C | 2112 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-2000UHC-6FG484C | 2112 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HC-4QN84C   | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000HC-5QN84C   | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000HC-6QN84C   | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000HC-4MG132C  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HC-5MG132C  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HC-6MG132C  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HC-4TG144C  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HC-5TG144C  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HC-6TG144C  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HC-4BG256C  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HC-5BG256C  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HC-6BG256C  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HC-4FTG256C | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HC-5FTG256C | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HC-6FTG256C | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HC-4BG332C  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000HC-5BG332C  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000HC-6BG332C  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000HC-4FG484C  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000HC-5FG484C  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000HC-6FG484C  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | COM   |

**Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256ZE-1SG32I  | 256  | 1.2 V          | –1    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256ZE-2SG32I  | 256  | 1.2 V          | –2    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256ZE-3SG32I  | 256  | 1.2 V          | –3    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256ZE-1UMG64I | 256  | 1.2 V          | –1    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256ZE-2UMG64I | 256  | 1.2 V          | –2    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256ZE-3UMG64I | 256  | 1.2 V          | –3    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256ZE-1TG100I | 256  | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256ZE-2TG100I | 256  | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256ZE-3TG100I | 256  | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256ZE-1MG132I | 256  | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256ZE-2MG132I | 256  | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256ZE-3MG132I | 256  | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640ZE-1TG100I | 640  | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640ZE-2TG100I | 640  | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640ZE-3TG100I | 640  | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640ZE-1MG132I | 640  | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640ZE-2MG132I | 640  | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640ZE-3MG132I | 640  | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |

| Part Number                            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1UWG25ITR <sup>1</sup>   | 1280 | 1.2 V          | –1    | Halogen-Free WLCSP | 25    | IND   |
| LCMXO2-1200ZE-1UWG25ITR50 <sup>3</sup> | 1280 | 1.2 V          | –1    | Halogen-Free WLCSP | 25    | IND   |
| LCMXO2-1200ZE-1UWG25ITR1K <sup>2</sup> | 1280 | 1.2 V          | –1    | Halogen-Free WLCSP | 25    | IND   |
| LCMXO2-1200ZE-1SG32I                   | 1280 | 1.2 V          | –1    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200ZE-2SG32I                   | 1280 | 1.2 V          | –2    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200ZE-3SG32I                   | 1280 | 1.2 V          | –3    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-1200ZE-1TG100I                  | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-2TG100I                  | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-3TG100I                  | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-1200ZE-1MG132I                  | 1280 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-2MG132I                  | 1280 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-3MG132I                  | 1280 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-1200ZE-1TG144I                  | 1280 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-2TG144I                  | 1280 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-1200ZE-3TG144I                  | 1280 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | IND   |

1. This part number has a tape and reel quantity of 5,000 units with a minimum order quantity of 10,000 units. Order quantities must be in increments of 5,000 units. For example, a 10,000 unit order will be shipped in two reels with one reel containing 5,000 units and the other reel with less than 5,000 units (depending on test yields). Unserviced backlog will be canceled.
2. This part number has a tape and reel quantity of 1,000 units with a minimum order quantity of 1,000. Order quantities must be in increments of 1,000 units. For example, a 5,000 unit order will be shipped as 5 reels of 1000 units each.
3. This part number has a tape and reel quantity of 50 units with a minimum order quantity of 50. Order quantities must be in increments of 50 units. For example, a 1,000 unit order will be shipped as 20 reels of 50 units each.