



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 264 |
| Number of Logic Elements/Cells | 2112 |
| Total RAM Bits | 75776 |
| Number of I/O | 79 |
| Number of Gates | - |
| Voltage - Supply | 2.375V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-2000hc-5tg100i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged in banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO2 family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found in MachXO2-640/U and larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag "hard" control logic to minimize LUT usage.

The MachXO2 registers in PFU and sysl/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

The MachXO2 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks on MachXO2-640U, MachXO2-1200/U and larger devices. These blocks are located at the ends of the on-chip Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.

MachXO2 devices provide commonly used hardened functions such as SPI controller, I²C controller and timer/counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I²C and JTAG ports.

Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO2 devices are available for operation from 3.3 V, 2.5 V and 1.2 V power supplies, providing easy integration into the overall system.

PFU Blocks

The core of the MachXO2 device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.



ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, Memory Usage Guide for MachXO2 Devices.

Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.



This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the $t_{\rm LOCK}$ parameter has been satisfied.

The MachXO2 also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

The MachXO2 PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t_{LOCK} parameter has been satisfied. The timing parameters for the PLL are shown in the sysCLOCK PLL Timing table.

For more details on the PLL and the WISHBONE interface, see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Figure 2-7. PLL Diagram




Table 2-4 provides signal descriptions of the PLL block.

Table 2-4. PLL Signal Descriptions

| Port Name | I/O | Description | |
|---------------|-----|--|--|
| CLKI | I | Input clock to PLL | |
| CLKFB | I | Feedback clock | |
| PHASESEL[1:0] | I | elect which output is affected by Dynamic Phase adjustment ports | |
| PHASEDIR | I | Dynamic Phase adjustment direction | |
| PHASESTEP | I | Dynamic Phase step – toggle shifts VCO phase adjust by one step. | |



Table 2-4. PLL Signal Descriptions (Continued)

| Port Name | I/O | Description | |
|---------------|-----|---|--|
| CLKOP | 0 | Primary PLL output clock (with phase shift adjustment) | |
| CLKOS | 0 | Secondary PLL output clock (with phase shift adjust) | |
| CLKOS2 | 0 | Secondary PLL output clock2 (with phase shift adjust) | |
| CLKOS3 | 0 | Secondary PLL output clock3 (with phase shift adjust) | |
| LOCK | 0 | PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals. | |
| DPHSRC | 0 | Dynamic Phase source – ports or WISHBONE is active | |
| STDBY | I | Standby signal to power down the PLL | |
| RST | I | PLL reset without resetting the M-divider. Active high reset. | |
| RESETM | I | PLL reset - includes resetting the M-divider. Active high reset. | |
| RESETC | I | Reset for CLKOS2 output divider only. Active high reset. | |
| RESETD | ı | Reset for CLKOS3 output divider only. Active high reset. | |
| ENCLKOP | I | Enable PLL output CLKOP | |
| ENCLKOS | I | Enable PLL output CLKOS when port is active | |
| ENCLKOS2 | I | Enable PLL output CLKOS2 when port is active | |
| ENCLKOS3 | I | Enable PLL output CLKOS3 when port is active | |
| PLLCLK | I | PLL data bus clock input signal | |
| PLLRST | I | PLL data bus reset. This resets only the data bus not any register values. | |
| PLLSTB | I | PLL data bus strobe signal | |
| PLLWE | I | PLL data bus write enable signal | |
| PLLADDR [4:0] | I | PLL data bus address | |
| PLLDATI [7:0] | I | PLL data bus data input | |
| PLLDATO [7:0] | 0 | PLL data bus data output | |
| PLLACK | 0 | PLL data bus acknowledge signal | |

sysMEM Embedded Block RAM Memory

The MachXO2-640/U and larger devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



The EBR memory supports three forms of write behavior for single or dual port operation:

- 1. **Normal** Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. **Write Through** A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
- 3. Read-Before-Write When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

| Flag Name | Programming Range |
|-------------------|------------------------------------|
| Full (FF) | 1 to max (up to 2 ^N -1) |
| Almost Full (AF) | 1 to Full-1 |
| Almost Empty (AE) | 1 to Full-1 |
| Empty (EF) | 0 |

N = Address bit width.


The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.



Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)



Right Edge

The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In addition to the modes described above, the input register block on the right edge also supports DDR memory mode.

In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and DDRCLKPOL signals are generated in the DQS read-write block.

Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)






Figure 2-15. MachXO2 Output Register Block Diagram (PIO on the Right Edges)

Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the syslO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.

The tri-state register blocks on the right edge contain an additional register for DDR memory operation. In DDR memory mode, the register TS input is fed into another register that is clocked using the DQSW90 signal. The output of this register is used as a tri-state control.

Input Gearbox

Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.

Table 2-9. Input Gearbox Signal List

| Name | I/O Type | Description |
|-----------|----------|--|
| D | Input | High-speed data input after programmable delay in PIO A input register block |
| ALIGNWD | Input | Data alignment signal from device core |
| SCLK | Input | Slow-speed system clock |
| ECLK[1:0] | Input | High-speed edge clock |
| RST | Input | Reset |
| Q[7:0] | Output | Low-speed data to device core: Video RX(1:7): Q[6:0] GDDRX4(1:8): Q[7:0] GDDRX2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDRX2(1:4)(IOL-C): Q0, Q1, Q2, Q3 |



These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL0 from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-16 shows a block diagram of the input gearbox.

Figure 2-16. Input Gearbox






Table 2-11. I/O Support Device by Device

| | MachXO2-256, MachXO2-640 | MachXO2-640U, MachXO2-1200 | MachXO2-1200U MachXO2-2000/U, MachXO2-4000, MachXO2-7000 |
|--|--|---|---|
| Number of I/O Banks | 4 | 4 | 6 |
| | | Single-ended (all I/O banks) | Single-ended (all I/O banks) |
| Type of Input Buffers | Single-ended (all I/O banks) Differential Receivers (all I/O | Differential Receivers (all I/O banks) | Differential Receivers (all I/O banks) |
| | banks) | Differential input termination (bottom side) | Differential input termination (bottom side) |
| Types of Output Buffers | Single-ended buffers with | Single-ended buffers with complementary outputs (all I/O banks) | Single-ended buffers with complementary outputs (all I/O banks) |
| Types of Output Buffers | complementary outputs (all I/O banks) | Differential buffers with true LVDS outputs (50% on top side) | Differential buffers with true LVDS outputs (50% on top side) |
| Differential Output Emulation Capability | All I/O banks | All I/O banks | All I/O banks |
| PCI Clamp Support | No | Clamp on bottom side only | Clamp on bottom side only |

Table 2-12. Supported Input Standards

| | VCCIO (Typ.) | | | | |
|---------------------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| Input Standard | 3.3 V | 2.5 V | 1.8 V | 1.5 | 1.2 V |
| Single-Ended Interfaces | ' | • | • | | • |
| LVTTL | ✓ | ✓2 | √ ² | √ ² | |
| LVCMOS33 | ✓ | ✓2 | √ ² | √ ² | |
| LVCMOS25 | √ ² | ✓ | √ ² | √ ² | |
| LVCMOS18 | √ ² | √ ² | ✓ | √ ² | |
| LVCMOS15 | √ ² | √ ² | √ ² | ✓ | √ ² |
| LVCMOS12 | √ ² | √ ² | √ ² | √ ² | ✓ |
| PCI ¹ | ✓ | | | | |
| SSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| SSTL25 (Class I, Class II) | ✓ | ✓ | | | |
| HSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| Differential Interfaces | U. | • | | | • |
| LVDS | ✓ | ✓ | | | |
| BLVDS, MVDS, LVPECL, RSDS | ✓ | ✓ | | | |
| MIPI ³ | ✓ | ✓ | | | |
| Differential SSTL18 Class I, II | ✓ | ✓ | ✓ | | |
| Differential SSTL25 Class I, II | ✓ | ✓ | | | |
| Differential HSTL18 Class I, II | ✓ | ✓ | ✓ | | |

^{1.} Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.

^{2.} Reduced functionality. Refer to TN1202, MachXO2 sysIO Usage Guide for more detail.

^{3.} These interfaces can be emulated with external resistors in all devices.



Figure 2-21. PC Core Block Diagram




Table 2-15 describes the signals interfacing with the I²C cores.

Table 2-15. I'C Core Signal Description

| Signal Name | I/O | Description |
|-------------|----------------|---|
| i2c_scl | Bi-directional | Bi-directional clock line of the I ² C core. The signal is an output if the I ² C core is in master mode. The signal is an input if the I ² C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO2 device. |
| i2c_sda | Bi-directional | Bi-directional data line of the I ² C core. The signal is an output when data is transmitted from the I ² C core. The signal is an input when data is received into the I ² C core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I ² C ports in each MachXO2 device. |
| i2c_irqo | Output | Interrupt request output signal of the I ² C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I ² C register definitions. |
| cfg_wake | Output | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I ² C Tab. |
| cfg_stdby | Output | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, I ² C Tab. |

Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- · Configurable Master and Slave modes
- · Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- · Double-buffered data register
- · Serial clock with programmable polarity and phase
- · LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

User Flash Memory (UFM)

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I²C and SPI interfaces of the device. The UFM block offers the following features:

- · Non-volatile storage up to 256 kbits
- · 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- · Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

Standby Mode and Power Saving Options

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V V_{CC} and 3.3 V V_{CC} while the HE devices operate at 1.2 V V_{CC} .

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I²C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



Static Supply Current – ZE Devices^{1, 2, 3, 6}

| Symbol | Parameter | Device | Typ.⁴ | Units |
|-------------------|---|---------------|-------|-------|
| | | LCMXO2-256ZE | 18 | μΑ |
| | | LCMXO2-640ZE | 28 | μΑ |
| | Core Power Supply | LCMXO2-1200ZE | 56 | μΑ |
| Icc | Cole Fower Supply | LCMXO2-2000ZE | 80 | μΑ |
| | | LCMXO2-4000ZE | 124 | μΑ |
| | | LCMXO2-7000ZE | 189 | μΑ |
| I _{CCIO} | Bank Power Supply ⁵ V _{CCIO} = 2.5 V | All devices | 1 | μΑ |

- 1. For further information on supply current, please refer to TN1198, Power Estimation and Management for MachXO2 Devices.
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip oscillator is off, on-chip PLL is off. To estimate the impact of turning each of these items on, please refer to the following table or for more detail with your specific design use the Power Calculator tool.
- 3. Frequency = 0 MHz.
- 4. $T_J = 25$ °C, power supplies at nominal voltage.
- 5. Does not include pull-up/pull-down.
- 6. To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

Static Power Consumption Contribution of Different Components – ZE Devices

The table below can be used for approximating static power consumption. For a more accurate power analysis for your design please use the Power Calculator tool.


| Symbol | Parameter | Тур. | Units |
|---------------------|---|------|-------|
| I _{DCBG} | Bandgap DC power contribution | 101 | μΑ |
| I _{DCPOR} | POR DC power contribution | 38 | μΑ |
| IDCIOBANKCONTROLLER | DC power contribution per I/O bank controller | 143 | μΑ |



LVDS Emulation

MachXO2 devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)



Note: All resistors are ±1%.

Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

| Parameter | Description | Тур. | Units |
|-------------------|-----------------------------|-------|-------|
| Z _{OUT} | Output impedance | 20 | Ohms |
| R _S | Driver series resistor | 158 | Ohms |
| R _P | Driver parallel resistor | 140 | Ohms |
| R _T | Receiver termination | 100 | Ohms |
| V _{OH} | Output high voltage | 1.43 | V |
| V _{OL} | Output low voltage | 1.07 | V |
| V _{OD} | Output differential voltage | 0.35 | V |
| V _{CM} | Output common mode voltage | 1.25 | V |
| Z _{BACK} | Back impedance | 100.5 | Ohms |
| I _{DC} | DC output current | 6.03 | mA |



Typical Building Block Function Performance – ZE Devices¹

Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

| Function | –3 Timing | Units |
|-----------------|-----------|-------|
| Basic Functions | | • |
| 16-bit decoder | 13.9 | ns |
| 4:1 MUX | 10.9 | ns |
| 16:1 MUX | 12.0 | ns |

Register-to-Register Performance

| Function | –3 Timing | Units |
|--|-----------|-------|
| Basic Functions | | |
| 16:1 MUX | 191 | MHz |
| 16-bit adder | 134 | MHz |
| 16-bit counter | 148 | MHz |
| 64-bit counter | 77 | MHz |
| Embedded Memory Functions | | |
| 1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers) | 90 | MHz |
| Distributed Memory Functions | | |
| 16x4 Pseudo-Dual Port RAM (one PFU) | 214 | MHz |

The above timing numbers are generated using the Diamond design tool. Exact performance may vary
with device and tool version. The tool uses internal parameters that have been characterized but are not
tested on every device.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



Pinout Information Summary

| | MachXO2-256 | | | | | MachXO2-640 | | | MachXO2-640U |
|---|------------------------|------------------------|-------------|-------------|--------------|------------------------|-------------|--------------|--------------|
| | 32 QFN ¹ | 48 QFN ³ | 64 ucBGA | 100 TQFP | 132 csBGA | 48 QFN ³ | 100 TQFP | 132 csBGA | 144 TQFP |
| General Purpose I/O per Bank | | | 1. | I. | 1. | I. | | • | • |
| Bank 0 | 8 | 10 | 9 | 13 | 13 | 10 | 18 | 19 | 27 |
| Bank 1 | 2 | 10 | 12 | 14 | 14 | 10 | 20 | 20 | 26 |
| Bank 2 | 9 | 10 | 11 | 14 | 14 | 10 | 20 | 20 | 28 |
| Bank 3 | 2 | 10 | 12 | 14 | 14 | 10 | 20 | 20 | 26 |
| Bank 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total General Purpose Single Ended I/O | 21 | 40 | 44 | 55 | 55 | 40 | 78 | 79 | 107 |
| Differential I/O per Bank | | | | | | | | | |
| Bank 0 | 4 | 5 | 5 | 7 | 7 | 5 | 9 | 10 | 14 |
| Bank 1 | 1 | 5 | 6 | 7 | 7 | 5 | 10 | 10 | 13 |
| Bank 2 | 4 | 5 | 5 | 7 | 7 | 5 | 10 | 10 | 14 |
| Bank 3 | 1 | 5 | 6 | 7 | 7 | 5 | 10 | 10 | 13 |
| Bank 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Total General Purpose Differential I/O | 10 | 20 | 22 | 28 | 28 | 20 | 39 | 40 | 54 |
| Dual Function I/O | 22 | 25 | 27 | 29 | 29 | 25 | 29 | 29 | 33 |
| High-speed Differential I/O | | | | | | | | | |
| Bank 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 7 |
| Gearboxes | | | | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 7 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 7 |
| DQS Groups | | | | | | | | | |
| Bank 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| VCCIO Pins | | | | | | | | | |
| Bank 0 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | | | | | | | | | 3 |
| Bank 1 Bank 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 3 |
| Bank 3 | 1 | 1 | 2 | 2 | 2 | 1 | 2 | 2 | 3 |
| Bank 3 | 0 | | | | | | | | |
| Bank 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Dalik 3 | 1 0 | <u> </u> | 0 | U | 1 0 | 0 | <u> </u> | 0 | 0 |
| vcc | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 |
| GND ² | 2 | 1 | 8 | 8 | 8 | 1 | 8 | 10 | 12 |
| NC | 0 | 0 | 1 | 26 | 58 | 0 | 3 | 32 | 8 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 32 | 49 | 64 | 100 | 132 | 49 | 100 | 132 | 144 |
| | | L | 1 | | 1 | | L | | i . |

Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.
 For 48 QFN package, exposed die pad is the device ground.
 48-pin QFN information is 'Advanced'.



| | MachXO2-7000 | | | | | |
|---|--------------|-----------|-----------|-----------|-----------|-----------|
| | 144 TQFP | 256 caBGA | 256 ftBGA | 332 caBGA | 400 caBGA | 484 fpBGA |
| General Purpose I/O per Bank | l | I | | | | |
| Bank 0 | 27 | 50 | 50 | 68 | 83 | 82 |
| Bank 1 | 29 | 52 | 52 | 70 | 84 | 84 |
| Bank 2 | 29 | 52 | 52 | 70 | 84 | 84 |
| Bank 3 | 9 | 16 | 16 | 24 | 28 | 28 |
| Bank 4 | 10 | 16 | 16 | 16 | 24 | 24 |
| Bank 5 | 10 | 20 | 20 | 30 | 32 | 32 |
| Total General Purpose Single Ended I/O | 114 | 206 | 206 | 278 | 335 | 334 |
| Differential I/O per Bank | | | | | | |
| Bank 0 | 14 | 25 | 25 | 34 | 42 | 41 |
| Bank 1 | 14 | 26 | 26 | 35 | 42 | 42 |
| Bank 2 | 14 | 26 | 26 | 35 | 42 | 42 |
| Bank 3 | 4 | 8 | 8 | 12 | 14 | 14 |
| Bank 4 | 5 | 8 | 8 | 8 | 12 | 12 |
| Bank 5 | 5 | 10 | 10 | 15 | 16 | 16 |
| Total General Purpose Differential I/O | 56 | 103 | 103 | 139 | 168 | 167 |
| Dual Function I/O | 37 | 37 | 37 | 37 | 37 | 37 |
| High-speed Differential I/O | | 01 | 01 | 01 | 01 | 01 |
| Bank 0 | 9 | 20 | 20 | 21 | 21 | 21 |
| Gearboxes | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 9 | 20 | 20 | 21 | 21 | 21 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 14 | 20 | 20 | 21 | 21 | 21 |
| DQS Groups | | | | | | |
| Bank 1 | 2 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | |
| Bank 0 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 1 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 2 | 3 | 4 | 4 | 4 | 5 | 10 |
| Bank 3 | 1 | 1 | 1 | 2 | 2 | 3 |
| Bank 4 | 1 | 2 | 2 | 1 | 2 | 4 |
| Bank 5 | 1 | 1 | 1 | 2 | 2 | 3 |
| | 1 - | 1 - | | T = | | I |
| VCC | 4 | 8 | 8 | 8 | 10 | 12 |
| GND | 12 | 24 | 24 | 27 | 33 | 48 |
| NC | 1 | 1 | 1 | 1 | 0 | 49 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 144 | 256 | 256 | 332 | 400 | 484 |



| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-----------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144C | 6864 | 1.2 V | -1 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-2TG144C | 6864 | 1.2 V | -2 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-3TG144C | 6864 | 1.2 V | -3 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-1BG256C | 6864 | 1.2 V | -1 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-2BG256C | 6864 | 1.2 V | -2 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-3BG256C | 6864 | 1.2 V | -3 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-1FTG256C | 6864 | 1.2 V | –1 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-2FTG256C | 6864 | 1.2 V | -2 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-3FTG256C | 6864 | 1.2 V | -3 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-1BG332C | 6864 | 1.2 V | -1 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-2BG332C | 6864 | 1.2 V | -2 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-3BG332C | 6864 | 1.2 V | -3 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-1FG484C | 6864 | 1.2 V | -1 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000ZE-2FG484C | 6864 | 1.2 V | -2 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000ZE-3FG484C | 6864 | 1.2 V | -3 | Halogen-Free fpBGA | 484 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100CR1 ¹ | 1280 | 1.2 V | -1 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-2TG100CR1 ¹ | 1280 | 1.2 V | -2 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-3TG100CR1 ¹ | 1280 | 1.2 V | -3 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-1MG132CR1 ¹ | 1280 | 1.2 V | -1 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-2MG132CR1 ¹ | 1280 | 1.2 V | -2 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-3MG132CR1 ¹ | 1280 | 1.2 V | -3 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-1TG144CR1 ¹ | 1280 | 1.2 V | -1 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-2TG144CR1 ¹ | 1280 | 1.2 V | -2 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-3TG144CR1 ¹ | 1280 | 1.2 V | -3 | Halogen-Free TQFP | 144 | COM |

Specifications for the "LCMXO2-1200ZE-speed package CR1" are the same as the "LCMXO2-1200ZE-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



Ordering Information MachXO2 Family Data Sheet

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-----------------------|------|----------------|------------|--------------------|-------|-------|
| LCMXO2-4000HE-6BG332C | 4320 | 1.2 V | -6 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-4000HE-4FG484C | 4320 | 1.2 V | -4 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-4000HE-5FG484C | 4320 | 1.2 V | - 5 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-4000HE-6FG484C | 4320 | 1.2 V | -6 | Halogen-Free fpBGA | 484 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|------------|--------------------|-------|-------|
| LCMXO2-7000HE-4TG144C | 6864 | 1.2 V | -4 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000HE-5TG144C | 6864 | 1.2 V | - 5 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000HE-6TG144C | 6864 | 1.2 V | -6 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000HE-4BG256C | 6864 | 1.2 V | -4 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000HE-5BG256C | 6864 | 1.2 V | - 5 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000HE-6BG256C | 6864 | 1.2 V | -6 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000HE-4FTG256C | 6864 | 1.2 V | -4 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000HE-5FTG256C | 6864 | 1.2 V | - 5 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000HE-6FTG256C | 6864 | 1.2 V | -6 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000HE-4BG332C | 6864 | 1.2 V | -4 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000HE-5BG332C | 6864 | 1.2 V | - 5 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000HE-6BG332C | 6864 | 1.2 V | -6 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000HE-4FG484C | 6864 | 1.2 V | -4 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000HE-5FG484C | 6864 | 1.2 V | - 5 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000HE-6FG484C | 6864 | 1.2 V | -6 | Halogen-Free fpBGA | 484 | COM |



R1 Device Specifications

The LCMXO2-1200ZE/HC "R1" devices have the same specifications as their Standard (non-R1) counterparts except as listed below. For more details on the R1 to Standard migration refer to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard Non-R1) Devices.

- The User Flash Memory (UFM) cannot be programmed through the internal WISHBONE interface. It can still be programmed through the JTAG/SPI/I²C ports.
- The on-chip differential input termination resistor value is higher than intended. It is approximately 200Ω as opposed to the intended 100Ω . It is recommended to use external termination resistors for differential inputs. The on-chip termination resistors can be disabled through Lattice design software.
- Soft Error Detection logic may not produce the correct result when it is run for the first time after configuration. To use this feature, discard the result from the first operation. Subsequent operations will produce the correct result.
- Under certain conditions, IIH exceeds data sheet specifications. The following table provides more details:

| Condition | Clamp | Pad Rising IIH Max. | Pad Falling IIH Min. | Steady State Pad High IIH | Steady State Pad Low IIL |
|--------------|-------|------------------------|-------------------------|------------------------------|-----------------------------|
| VPAD > VCCIO | OFF | 1 mA | –1 mA | 1 mA | 10 μΑ |
| VPAD = VCCIO | ON | 10 μΑ | –10 μA | 10 μΑ | 10 μΑ |
| VPAD = VCCIO | OFF | 1 mA | –1 mA | 1 mA | 10 μΑ |
| VPAD < VCCIO | OFF | 10 μΑ | –10 μA | 10 μΑ | 10 μΑ |

- The user SPI interface does not operate correctly in some situations. During master read access and slave write access, the last byte received does not generate the RRDY interrupt.
- In GDDRX2, GDDRX4 and GDDR71 modes, ECLKSYNC may have a glitch in the output under certain conditions, leading to possible loss of synchronization.
- When using the hard I²C IP core, the I²C status registers I2C_1_SR and I2C_2_SR may not update correctly.
- PLL Lock signal will glitch high when coming out of standby. This glitch lasts for about 10 µsec before returning low.
- Dual boot only available on HC devices, requires tying VCC and VCCIO2 to the same 3.3 V or 2.5 V supply.



| Date | Version | Section | Change Summary |
|---------------|---------|-------------------------------------|--|
| February 2012 | 01.7 | All | Updated document with new corporate logo. |
| | 01.6 | _ | Data sheet status changed from preliminary to final. |
| | | Introduction | MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP. |
| | | DC and Switching Characteristics | Updated Flash Download Time table. |
| | | | Modified Storage Temperature in the Absolute Maximum Ratings section. |
| | | | Updated I _{DK} max in Hot Socket Specifications table. |
| | | | Modified Static Supply Current tables for ZE and HC/HE devices. |
| | | | Updated Power Supply Ramp Rates table. |
| | | | Updated Programming and Erase Supply Current tables. |
| | | | Updated data in the External Switching Characteristics table. |
| | | | Corrected Absolute Maximum Ratings for Dedicated Input Voltage Applied for LCMXO2 HC. |
| | | | DC Electrical Characteristics table – Minor corrections to conditions for I_{IL} , I_{IH} . |
| | | Pinout Information | Removed references to 49-ball WLCSP. |
| | | | Signal Descriptions table – Updated description for GND, VCC, and VCCIOx. |
| | | | Updated Pin Information Summary table – Number of VCCIOs, GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256, 640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA. |
| | | Ordering Information | Removed references to 49-ball WLCSP |
| August 2011 | 01.5 | DC and Switching Characteristics | Updated ESD information. |
| | | Ordering Information | Updated footnote for ordering WLCSP devices. |
| | 01.4 | Architecture | Updated information in Clock/Control Distribution Network and sys- CLOCK Phase Locked Loops (PLLs). |
| | | DC and Switching Characteristics | Updated $I_{\rm IL}$ and $I_{\rm IH}$ conditions in the DC Electrical Characteristics table. |
| | | Pinout Information | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables. |
| | | | Updated Pin Information Summary table: Dual Function I/O, DQS Groups Bank 1, Total General Purpose Single-Ended I/O, Differential I/O Per Bank, Total Count of Bonded Pins, Gearboxes. |
| | | | Added column of data for MachXO2-2000 49 WLCSP. |
| | | Ordering Information | Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices. |
| | | | Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE-4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE-6FG484I. |
| | | | Added footnote for WLCSP package parts. |
| | | Supplemental Information | Removed reference to Stand-alone Power Calculator for MachXO2 Devices. Added reference to AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices. |