

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 264 |
| Number of Logic Elements/Cells | 2112 |
| Total RAM Bits | 75776 |
| Number of I/O | 104 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 132-LFBGA, CSPBGA |
| Supplier Device Package | 132-CSPBGA (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmx02-2000he-6mg132c |

Table 1-1. MachXO2™ Family Selection Guide

| | | XO2-256 | XO2-640 | XO2-640U ¹ | XO2-1200 | XO2-1200U ¹ | XO2-2000 | XO2-2000U ¹ | XO2-4000 | XO2-7000 |
|---|-----------------|-----------|---------|-----------------------|----------|------------------------|----------|------------------------|----------|----------|
| LUTs | | 256 | 640 | 640 | 1280 | 1280 | 2112 | 2112 | 4320 | 6864 |
| Distributed RAM (kbits) | | 2 | 5 | 5 | 10 | 10 | 16 | 16 | 34 | 54 |
| EBR SRAM (kbits) | | 0 | 18 | 64 | 64 | 74 | 74 | 92 | 92 | 240 |
| Number of EBR SRAM Blocks (9 kbits/block) | | 0 | 2 | 7 | 7 | 8 | 8 | 10 | 10 | 26 |
| UFM (kbits) | | 0 | 24 | 64 | 64 | 80 | 80 | 96 | 96 | 256 |
| Device Options: | HC ² | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes |
| | HE ³ | | | | | | Yes | Yes | Yes | Yes |
| | ZE ⁴ | Yes | Yes | | Yes | | Yes | | Yes | Yes |
| Number of PLLs | | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 2 | 2 |
| Hardened Functions: | I2C | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | SPI | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Timer/Counter | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Packages | | IO | | | | | | | | |
| 25-ball WLCSP ⁵ (2.5 mm x 2.5 mm, 0.4 mm) | | | | | 18 | | | | | |
| 32 QFN ⁶ (5 mm x 5 mm, 0.5 mm) | | 21 | | | 21 | | | | | |
| 48 QFN ^{8,9} (7 mm x 7 mm, 0.5 mm) | | 40 | 40 | | | | | | | |
| 49-ball WLCSP ⁵ (3.2 mm x 3.2 mm, 0.4 mm) | | | | | | | 38 | | | |
| 64-ball ucBGA (4 mm x 4 mm, 0.4 mm) | | 44 | | | | | | | | |
| 84 QFN ⁷ (7 mm x 7 mm, 0.5 mm) | | | | | | | | | 68 | |
| 100-pin TQFP (14 mm x 14 mm) | | 55 | 78 | | 79 | | 79 | | | |
| 132-ball csBGA (8 mm x 8 mm, 0.5 mm) | | 55 | 79 | | 104 | | 104 | | 104 | |
| 144-pin TQFP (20 mm x 20 mm) | | | | 107 | 107 | | 111 | | 114 | 114 |
| 184-ball csBGA ⁷ (8 mm x 8 mm, 0.5 mm) | | | | | | | | | 150 | |
| 256-ball caBGA (14 mm x 14 mm, 0.8 mm) | | | | | | | 206 | | 206 | 206 |
| 256-ball ftBGA (17 mm x 17 mm, 1.0 mm) | | | | | | 206 | 206 | | 206 | 206 |
| 332-ball caBGA (17 mm x 17 mm, 0.8 mm) | | | | | | | | | 274 | 278 |
| 484-ball ftBGA (23 mm x 23 mm, 1.0 mm) | | | | | | | 278 | | 278 | 334 |

1. Ultra high I/O device.
2. High performance with regulator – VCC = 2.5 V, 3.3 V
3. High performance without regulator – V_{CC} = 1.2 V
4. Low power without regulator – V_{CC} = 1.2 V
5. WLCSP package only available for ZE devices.
6. 32 QFN package only available for HC and ZE devices.
7. 184 csBGA package only available for HE devices.
8. 48-pin QFN information is 'Advanced'.
9. 48 QFN package only available for HC devices.

Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO2 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO2 devices, please see TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| | SPR 16x4 | PDPR 16x4 |
|------------------|----------|-----------|
| Number of slices | 3 | 3 |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

The EBR memory supports three forms of write behavior for single or dual port operation:

1. **Normal** – Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** – A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
3. **Read-Before-Write** – When new data is being written, the old contents of the address appears at the output.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

| Flag Name | Programming Range |
|-------------------|---------------------------|
| Full (FF) | 1 to max (up to 2^N-1) |
| Almost Full (AF) | 1 to Full-1 |
| Almost Empty (AE) | 1 to Full-1 |
| Empty (EF) | 0 |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.

MachXO2-640U, MachXO2-1200/U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps and differential input termination. The PCI clamp is enabled after V_{CC} and V_{CCIO} are at valid operating levels and the device has been configured.

3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} and V_{CCIO0} have reached V_{PORUP} level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND (some pins such as PROGRAMN and the JTAG pins have weak pull-up to V_{CCIO} as the default functionality). The I/O pins will maintain the blank configuration until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached V_{PORUP} levels at which time the I/Os will take on the user-configured settings only after a proper download/configuration.

Supported Standards

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, and PCI. The buffer supports the LVTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-640U, MachXO2-1200/U and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of the MachXO2-640U, MachXO2-1200/U and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, [MachXO2 sysIO Usage Guide](#).

There are some limitations on the use of the hardened user SPI. These are defined in the following technical notes:

- TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) (Appendix B)
- TN1205, [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices](#)

Figure 2-22. SPI Core Block Diagram




Table 2-16 describes the signals interfacing with the SPI cores.

Table 2-16. SPI Core Signal Description

| Signal Name | I/O | Master/Slave | Description |
|---------------|-----|--------------|---|
| spi_csn[0] | O | Master | SPI master chip-select output |
| spi_csn[1..7] | O | Master | Additional SPI chip-select outputs (total up to eight slaves) |
| spi_scsn | I | Slave | SPI slave chip-select input |
| spi_irq | O | Master/Slave | Interrupt request |
| spi_clk | I/O | Master/Slave | SPI clock. Output in master mode. Input in slave mode. |
| spi_miso | I/O | Master/Slave | SPI data. Input in master mode. Output in slave mode. |
| spi_mosi | I/O | Master/Slave | SPI data. Output in master mode. Input in slave mode. |
| ufm_sn | I | Slave | Configuration Slave Chip Select (active low), dedicated for selecting the User Flash Memory (UFM). |
| cfg_stdbby | O | Master/Slave | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, SPI Tab. |
| cfg_wake | O | Master/Slave | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the “Wakeup Enable” feature has been set within the EFB GUI, SPI Tab. |

Hardened Timer/Counter

MachXO2 devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- Stand-alone mode with preloaded control registers and direct reset input

Figure 2-23. Timer/Counter Block Diagram




Table 2-17. Timer/Counter Signal Description

| Port | I/O | Description |
|---------|-----|--|
| tc_clk | I | Timer/Counter input clock signal |
| tc_rstn | I | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled |
| tc_ic | I | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int | O | Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers |
| tc_oc | O | Timer counter output signal |

Configuration and Testing

This section describes the configuration and testing features of the MachXO2 family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#) and TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#).

Device Configuration

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I²C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

1. Internal Flash Download
2. JTAG
3. Standard Serial Peripheral Interface (Master SPI mode) – interface to boot PROM memory
4. System microprocessor to drive a serial slave SPI port (SSPI mode)
5. Standard I²C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, [MachXO2 Programming and Configuration Usage Guide](#) for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

Power-On-Reset Voltage Levels^{1, 2, 3, 4, 5}

| Symbol | Parameter | Min. | Typ. | Max. | Units |
|--------------------|--|------|------|------|-------|
| V_{PORUP} | Power-On-Reset ramp up trip point (band gap based circuit monitoring V_{CCINT} and V_{CCIO0}) | 0.9 | — | 1.06 | V |
| $V_{PORUPEXT}$ | Power-On-Reset ramp up trip point (band gap based circuit monitoring external V_{CC} power supply) | 1.5 | — | 2.1 | V |
| $V_{PORDNBG}$ | Power-On-Reset ramp down trip point (band gap based circuit monitoring V_{CCINT}) | 0.75 | — | 0.93 | V |
| $V_{PORDNBGEXT}$ | Power-On-Reset ramp down trip point (band gap based circuit monitoring V_{CC}) | 0.98 | — | 1.33 | V |
| $V_{PORDNSRAM}$ | Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CCINT}) | — | 0.6 | — | V |
| $V_{PORDNSRAMEXT}$ | Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CC}) | — | 0.96 | — | V |

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
2. For devices without voltage regulators V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage.
3. Note that V_{PORUP} (min.) and $V_{PORDNBG}$ (max.) are in different process corners. For any given process corner $V_{PORDNBG}$ (max.) is always 12.0 mV below V_{PORUP} (min.).
4. $V_{PORUPEXT}$ is for HC devices only. In these devices a separate POR circuit monitors the external V_{CC} power supply.
5. V_{CCIO0} does not have a Power-On-Reset ramp down trip point. V_{CCIO0} must remain within the Recommended Operating Conditions to ensure proper operation.

Programming/Erase Specifications

| Symbol | Parameter | Min. | Max. ¹ | Units |
|-----------------|---|------|-------------------|--------|
| N_{PROG} | Flash Programming cycles per $t_{RETENTION}$ | — | 10,000 | Cycles |
| | Flash functional programming cycles | — | 100,000 | |
| $t_{RETENTION}$ | Data retention at 100 °C junction temperature | 10 | — | Years |
| | Data retention at 85 °C junction temperature | 20 | — | |

1. Maximum Flash memory reads are limited to 7.5E13 cycles over the lifetime of the product.

Hot Socketing Specifications^{1, 2, 3}

| Symbol | Parameter | Condition | Max. | Units |
|----------|------------------------------|-----------------------------|---------|---------|
| I_{DK} | Input or I/O leakage Current | $0 < V_{IN} < V_{IH}$ (MAX) | +/-1000 | μA |

1. Insensitive to sequence of V_{CC} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} and V_{CCIO} .
2. $0 < V_{CC} < V_{CC} (MAX)$, $0 < V_{CCIO} < V_{CCIO} (MAX)$.
3. I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} .

ESD Performance

Please refer to the [MachXO2 Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

LVDS Emulation

MachXO2 devices can support LVDS outputs via emulation (LVDS25E). The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)




Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

| Parameter | Description | Typ. | Units |
|------------|-----------------------------|-------|-------|
| Z_{OUT} | Output impedance | 20 | Ohms |
| R_S | Driver series resistor | 158 | Ohms |
| R_P | Driver parallel resistor | 140 | Ohms |
| R_T | Receiver termination | 100 | Ohms |
| V_{OH} | Output high voltage | 1.43 | V |
| V_{OL} | Output low voltage | 1.07 | V |
| V_{OD} | Output differential voltage | 0.35 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 100.5 | Ohms |
| I_{DC} | DC output current | 6.03 | mA |

| Parameter | Description | Device | -6 | | -5 | | -4 | | Units |
|---|--|---|-------|-------|-------|-------|-------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{HPLL} | Clock to Data Hold – PIO Input Register | MachXO2-1200HC-HE | 0.41 | — | 0.48 | — | 0.55 | — | ns |
| | | MachXO2-2000HC-HE | 0.42 | — | 0.49 | — | 0.56 | — | ns |
| | | MachXO2-4000HC-HE | 0.43 | — | 0.50 | — | 0.58 | — | ns |
| | | MachXO2-7000HC-HE | 0.46 | — | 0.54 | — | 0.62 | — | ns |
| t _{SU_DELPLL} | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-1200HC-HE | 2.88 | — | 3.19 | — | 3.72 | — | ns |
| | | MachXO2-2000HC-HE | 2.87 | — | 3.18 | — | 3.70 | — | ns |
| | | MachXO2-4000HC-HE | 2.96 | — | 3.28 | — | 3.81 | — | ns |
| | | MachXO2-7000HC-HE | 3.05 | — | 3.35 | — | 3.87 | — | ns |
| t _{H_DELPLL} | Clock to Data Hold – PIO Input Register with Input Data Delay | MachXO2-1200HC-HE | –0.83 | — | –0.83 | — | –0.83 | — | ns |
| | | MachXO2-2000HC-HE | –0.83 | — | –0.83 | — | –0.83 | — | ns |
| | | MachXO2-4000HC-HE | –0.87 | — | –0.87 | — | –0.87 | — | ns |
| | | MachXO2-7000HC-HE | –0.91 | — | –0.91 | — | –0.91 | — | ns |
| Generic DDRX1 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR1_RX.SCLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DVA} | Input Data Valid After CLK | All MachXO2 devices, all sides | — | 0.317 | — | 0.344 | — | 0.368 | UI |
| t _{DVE} | Input Data Hold After CLK | | 0.742 | — | 0.702 | — | 0.668 | — | UI |
| f _{DATA} | DDRX1 Input Data Speed | | — | 300 | — | 250 | — | 208 | Mbps |
| f _{DDRX1} | DDRX1 SCLK Frequency | | — | 150 | — | 125 | — | 104 | MHz |
| Generic DDRX1 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR1_RX.SCLK.Centered ^{9, 12} | | | | | | | | | |
| t _{SU} | Input Data Setup Before CLK | All MachXO2 devices, all sides | 0.566 | — | 0.560 | — | 0.538 | — | ns |
| t _{HO} | Input Data Hold After CLK | | 0.778 | — | 0.879 | — | 1.090 | — | ns |
| f _{DATA} | DDRX1 Input Data Speed | | — | 300 | — | 250 | — | 208 | Mbps |
| f _{DDRX1} | DDRX1 SCLK Frequency | | — | 150 | — | 125 | — | 104 | MHz |
| Generic DDRX2 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR2_RX.ECLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DVA} | Input Data Valid After CLK | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only ¹¹ | — | 0.316 | — | 0.342 | — | 0.364 | UI |
| t _{DVE} | Input Data Hold After CLK | | 0.710 | — | 0.675 | — | 0.679 | — | UI |
| f _{DATA} | DDRX2 Serial Input Data Speed | | — | 664 | — | 554 | — | 462 | Mbps |
| f _{DDRX2} | DDRX2 ECLK Frequency | | — | 332 | — | 277 | — | 231 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 166 | — | 139 | — | 116 | MHz |
| Generic DDRX2 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR2_RX.ECLK.Centered ^{9, 12} | | | | | | | | | |
| t _{SU} | Input Data Setup Before CLK | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only ¹¹ | 0.233 | — | 0.219 | — | 0.198 | — | ns |
| t _{HO} | Input Data Hold After CLK | | 0.287 | — | 0.287 | — | 0.344 | — | ns |
| f _{DATA} | DDRX2 Serial Input Data Speed | | — | 664 | — | 554 | — | 462 | Mbps |
| f _{DDRX2} | DDRX2 ECLK Frequency | | — | 332 | — | 277 | — | 231 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 166 | — | 139 | — | 116 | MHz |

| Parameter | Description | Device | -3 | | -2 | | -1 | | Units |
|---|--|---|-------|-------|-------|-------|-------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{HPLL} | Clock to Data Hold – PIO Input Register | MachXO2-1200ZE | 0.66 | — | 0.68 | — | 0.80 | — | ns |
| | | MachXO2-2000ZE | 0.68 | — | 0.70 | — | 0.83 | — | ns |
| | | MachXO2-4000ZE | 0.68 | — | 0.71 | — | 0.84 | — | ns |
| | | MachXO2-7000ZE | 0.73 | — | 0.74 | — | 0.87 | — | ns |
| t _{SU_DELPLL} | Clock to Data Setup – PIO Input Register with Data Input Delay | MachXO2-1200ZE | 5.14 | — | 5.69 | — | 6.20 | — | ns |
| | | MachXO2-2000ZE | 5.11 | — | 5.67 | — | 6.17 | — | ns |
| | | MachXO2-4000ZE | 5.27 | — | 5.84 | — | 6.35 | — | ns |
| | | MachXO2-7000ZE | 5.15 | — | 5.71 | — | 6.23 | — | ns |
| t _{H_DELPLL} | Clock to Data Hold – PIO Input Register with Input Data Delay | MachXO2-1200ZE | –1.36 | — | –1.36 | — | –1.36 | — | ns |
| | | MachXO2-2000ZE | –1.35 | — | –1.35 | — | –1.35 | — | ns |
| | | MachXO2-4000ZE | –1.43 | — | –1.43 | — | –1.43 | — | ns |
| | | MachXO2-7000ZE | –1.41 | — | –1.41 | — | –1.41 | — | ns |
| Generic DDRX1 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR1_RX.SCLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DVA} | Input Data Valid After CLK | All MachXO2 devices, all sides | — | 0.382 | — | 0.401 | — | 0.417 | UI |
| t _{DVE} | Input Data Hold After CLK | | 0.670 | — | 0.684 | — | 0.693 | — | UI |
| f _{DATA} | DDR1 Input Data Speed | | — | 140 | — | 116 | — | 98 | Mbps |
| f _{DDR1} | DDR1 SCLK Frequency | | — | 70 | — | 58 | — | 49 | MHz |
| Generic DDRX1 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR1_RX.SCLK.Centered ^{9, 12} | | | | | | | | | |
| t _{SU} | Input Data Setup Before CLK | All MachXO2 devices, all sides | 1.319 | — | 1.412 | — | 1.462 | — | ns |
| t _{HO} | Input Data Hold After CLK | | 0.717 | — | 1.010 | — | 1.340 | — | ns |
| f _{DATA} | DDR1 Input Data Speed | | — | 140 | — | 116 | — | 98 | Mbps |
| f _{DDR1} | DDR1 SCLK Frequency | | — | 70 | — | 58 | — | 49 | MHz |
| Generic DDRX2 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR2_RX.ECLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DVA} | Input Data Valid After CLK | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only ¹¹ | — | 0.361 | — | 0.346 | — | 0.334 | UI |
| t _{DVE} | Input Data Hold After CLK | | 0.602 | — | 0.625 | — | 0.648 | — | UI |
| f _{DATA} | DDR2 Serial Input Data Speed | | — | 280 | — | 234 | — | 194 | Mbps |
| f _{DDR2} | DDR2 ECLK Frequency | | — | 140 | — | 117 | — | 97 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 70 | — | 59 | — | 49 | MHz |
| Generic DDRX2 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR2_RX.ECLK.Centered ^{9, 12} | | | | | | | | | |
| t _{SU} | Input Data Setup Before CLK | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only ¹¹ | 0.472 | — | 0.672 | — | 0.865 | — | ns |
| t _{HO} | Input Data Hold After CLK | | 0.363 | — | 0.501 | — | 0.743 | — | ns |
| f _{DATA} | DDR2 Serial Input Data Speed | | — | 280 | — | 234 | — | 194 | Mbps |
| f _{DDR2} | DDR2 ECLK Frequency | | — | 140 | — | 117 | — | 97 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 70 | — | 59 | — | 49 | MHz |
| Generic DDR4 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input - GDDR4_RX.ECLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DVA} | Input Data Valid After ECLK | MachXO2-640U, MachXO2-1200/U and larger devices, bottom side only ¹¹ | — | 0.307 | — | 0.316 | — | 0.326 | UI |
| t _{DVE} | Input Data Hold After ECLK | | 0.662 | — | 0.650 | — | 0.649 | — | UI |
| f _{DATA} | DDR4 Serial Input Data Speed | | — | 420 | — | 352 | — | 292 | Mbps |
| f _{DDR4} | DDR4 ECLK Frequency | | — | 210 | — | 176 | — | 146 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 53 | — | 44 | — | 37 | MHz |

| Parameter | Description | Device | –3 | | –2 | | –1 | | Units |
|---|--|--|-------|-------|-------|-------|-------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Generic DDRX2 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_TX.ECLK.Centered ^{9, 12} | | | | | | | | | |
| t _{DVB} | Output Data Valid Before CLK Output | MachXO2-640U, MachXO2-1200/U and larger devices, top side only | 1.445 | — | 1.760 | — | 2.140 | — | ns |
| t _{DVA} | Output Data Valid After CLK Output | | 1.445 | — | 1.760 | — | 2.140 | — | ns |
| f _{DATA} | DDRX2 Serial Output Data Speed | | — | 280 | — | 234 | — | 194 | Mbps |
| f _{DDRX2} | DDRX2 ECLK Frequency (minimum limited by PLL) | | — | 140 | — | 117 | — | 97 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 70 | — | 59 | — | 49 | MHz |
| Generic DDRX4 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Aligned ^{9, 12} | | | | | | | | | |
| t _{DIA} | Output Data Invalid After CLK Output | MachXO2-640U, MachXO2-1200/U and larger devices, top side only | — | 0.270 | — | 0.300 | — | 0.330 | ns |
| t _{DIB} | Output Data Invalid Before CLK Output | | — | 0.270 | — | 0.300 | — | 0.330 | ns |
| f _{DATA} | DDRX4 Serial Output Data Speed | | — | 420 | — | 352 | — | 292 | Mbps |
| f _{DDRX4} | DDRX4 ECLK Frequency | | — | 210 | — | 176 | — | 146 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 53 | — | 44 | — | 37 | MHz |
| Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Centered ^{9, 12} | | | | | | | | | |
| t _{DVB} | Output Data Valid Before CLK Output | MachXO2-640U, MachXO2-1200/U and larger devices, top side only | 0.873 | — | 1.067 | — | 1.319 | — | ns |
| t _{DVA} | Output Data Valid After CLK Output | | 0.873 | — | 1.067 | — | 1.319 | — | ns |
| f _{DATA} | DDRX4 Serial Output Data Speed | | — | 420 | — | 352 | — | 292 | Mbps |
| f _{DDRX4} | DDRX4 ECLK Frequency (minimum limited by PLL) | | — | 210 | — | 176 | — | 146 | MHz |
| f _{SCLK} | SCLK Frequency | | — | 53 | — | 44 | — | 37 | MHz |
| 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1 ^{9, 12} | | | | | | | | | |
| t _{DIB} | Output Data Invalid Before CLK Output | MachXO2-640U, MachXO2-1200/U and larger devices, top side only. | — | 0.240 | — | 0.270 | — | 0.300 | ns |
| t _{DIA} | Output Data Invalid After CLK Output | | — | 0.240 | — | 0.270 | — | 0.300 | ns |
| f _{DATA} | DDR71 Serial Output Data Speed | | — | 420 | — | 352 | — | 292 | Mbps |
| f _{DDR71} | DDR71 ECLK Frequency | | — | 210 | — | 176 | — | 146 | MHz |
| f _{CLKOUT} | 7:1 Output Clock Frequency (SCLK) (minimum limited by PLL) | | — | 60 | — | 50 | — | 42 | MHz |

| Parameter | Description | Device | -3 | | -2 | | -1 | | Units |
|------------------------|---------------------------------------|---|-------|-------|-------|-------|-------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| LPDDR ^{9, 12} | | | | | | | | | |
| t _{DVADQ} | Input Data Valid After DQS Input | MachXO2-1200/U and larger devices, right side only. ¹³ | — | 0.349 | — | 0.381 | — | 0.396 | UI |
| t _{DVEDQ} | Input Data Hold After DQS Input | | 0.665 | — | 0.630 | — | 0.613 | — | UI |
| t _{DQVBS} | Output Data Invalid Before DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| t _{DQVAS} | Output Data Invalid After DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| f _{DATA} | MEM LPDDR Serial Data Speed | | — | 120 | — | 110 | — | 96 | Mbps |
| f _{SCLK} | SCLK Frequency | | — | 60 | — | 55 | — | 48 | MHz |
| f _{LPDDR} | LPDDR Data Transfer Rate | | 0 | 120 | 0 | 110 | 0 | 96 | Mbps |
| DDR ^{9, 12} | | | | | | | | | |
| t _{DVADQ} | Input Data Valid After DQS Input | MachXO2-1200/U and larger devices, right side only. ¹³ | — | 0.347 | — | 0.374 | — | 0.393 | UI |
| t _{DVEDQ} | Input Data Hold After DQS Input | | 0.665 | — | 0.637 | — | 0.616 | — | UI |
| t _{DQVBS} | Output Data Invalid Before DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| t _{DQVAS} | Output Data Invalid After DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| f _{DATA} | MEM DDR Serial Data Speed | | — | 140 | — | 116 | — | 98 | Mbps |
| f _{SCLK} | SCLK Frequency | | — | 70 | — | 58 | — | 49 | MHz |
| f _{MEM_DDR} | MEM DDR Data Transfer Rate | | N/A | 140 | N/A | 116 | N/A | 98 | Mbps |
| DDR2 ^{9, 12} | | | | | | | | | |
| t _{DVADQ} | Input Data Valid After DQS Input | MachXO2-1200/U and larger devices, right side only. ¹³ | — | 0.372 | — | 0.394 | — | 0.410 | UI |
| t _{DVEDQ} | Input Data Hold After DQS Input | | 0.690 | — | 0.658 | — | 0.618 | — | UI |
| t _{DQVBS} | Output Data Invalid Before DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| t _{DQVAS} | Output Data Invalid After DQS Output | | 0.25 | — | 0.25 | — | 0.25 | — | UI |
| f _{DATA} | MEM DDR Serial Data Speed | | — | 140 | — | 116 | — | 98 | Mbps |
| f _{SCLK} | SCLK Frequency | | — | 70 | — | 58 | — | 49 | MHz |
| f _{MEM_DDR2} | MEM DDR2 Data Transfer Rate | | N/A | 140 | N/A | 116 | N/A | 98 | Mbps |

- Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.
- General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0 pF load, fast slew rate.
- Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.
- 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- For Generic DDRX1 mode $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$.
- The t_{SU_DEL} and t_{H_DEL} values use the SCLK_ZERHOLD default step size. Each step is 167 ps (-3), 182 ps (-2), 195 ps (-1).
- This number for general purpose usage. Duty cycle tolerance is +/-10%.
- Duty cycle is +/- 5% for system usage.
- The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.
- High-speed DDR and LVDS not supported in SG32 (32-Pin QFN) packages.
- Advance information for MachXO2 devices in 48 QFN packages.
- DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.

sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|---------------------------|---|---|--------|-------|--------|
| f_{IN} | Input Clock Frequency (CLKI, CLKFB) | | 7 | 400 | MHz |
| f_{OUT} | Output Clock Frequency (CLKOP, CLKOS, CLKOS2) | | 1.5625 | 400 | MHz |
| f_{OUT2} | Output Frequency (CLKOS3 cascaded from CLKOS2) | | 0.0122 | 400 | MHz |
| f_{VCO} | PLL VCO Frequency | | 200 | 800 | MHz |
| f_{PFD} | Phase Detector Input Frequency | | 7 | 400 | MHz |
| AC Characteristics | | | | | |
| t_{DT} | Output Clock Duty Cycle | Without duty trim selected ³ | 45 | 55 | % |
| $t_{DT_TRIM}^7$ | Edge Duty Trim Accuracy | | -75 | 75 | % |
| t_{PH}^4 | Output Phase Accuracy | | -6 | 6 | % |
| $t_{OPJIT}^{1,8}$ | Output Clock Period Jitter | $f_{OUT} > 100$ MHz | — | 150 | ps p-p |
| | | $f_{OUT} < 100$ MHz | — | 0.007 | UIPP |
| | Output Clock Cycle-to-cycle Jitter | $f_{OUT} > 100$ MHz | — | 180 | ps p-p |
| | | $f_{OUT} < 100$ MHz | — | 0.009 | UIPP |
| | Output Clock Phase Jitter | $f_{PFD} > 100$ MHz | — | 160 | ps p-p |
| | | $f_{PFD} < 100$ MHz | — | 0.011 | UIPP |
| | Output Clock Period Jitter (Fractional-N) | $f_{OUT} > 100$ MHz | — | 230 | ps p-p |
| | | $f_{OUT} < 100$ MHz | — | 0.12 | UIPP |
| | Output Clock Cycle-to-cycle Jitter (Fractional-N) | $f_{OUT} > 100$ MHz | — | 230 | ps p-p |
| | | $f_{OUT} < 100$ MHz | — | 0.12 | UIPP |
| t_{SPO} | Static Phase Offset | Divider ratio = integer | -120 | 120 | ps |
| t_W | Output Clock Pulse Width | At 90% or 10% ³ | 0.9 | — | ns |
| $t_{LOCK}^{2,5}$ | PLL Lock-in Time | | — | 15 | ms |
| t_{UNLOCK} | PLL Unlock Time | | — | 50 | ns |
| t_{IPJIT}^6 | Input Clock Period Jitter | $f_{PFD} \geq 20$ MHz | — | 1,000 | ps p-p |
| | | $f_{PFD} < 20$ MHz | — | 0.02 | UIPP |
| t_{HI} | Input Clock High Time | 90% to 90% | 0.5 | — | ns |
| t_{LO} | Input Clock Low Time | 10% to 10% | 0.5 | — | ns |
| t_{STABLE}^5 | STANDBY High to PLL Stable | | — | 15 | ms |
| t_{RST} | RST/RESETM Pulse Width | | 1 | — | ns |
| t_{RSTREC} | RST Recovery Time | | 1 | — | ns |
| t_{RST_DIV} | RESETC/D Pulse Width | | 10 | — | ns |
| t_{RSTREC_DIV} | RESETC/D Recovery Time | | 1 | — | ns |
| $t_{ROTATE-SETUP}$ | PHASESTEP Setup Time | | 10 | — | ns |

sysCLOCK PLL Timing (Continued)

Over Recommended Operating Conditions

| Parameter | Descriptions | Conditions | Min. | Max. | Units |
|-------------------------|-----------------------|------------|------|------|------------|
| $t_{\text{ROTATE_WD}}$ | PHASESTEP Pulse Width | | 4 | — | VCO Cycles |

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.
2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.
3. Using LVDS output buffers.
4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency. See TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#) for more details.
5. At minimum f_{PFD} . As the f_{PFD} increases the time will decrease to approximately 60% the value listed.
6. Maximum allowed jitter on an input clock. PLL unlock may occur if the input jitter exceeds this specification. Jitter on the input clock may be transferred to the output clocks, resulting in jitter measurements outside the output specifications listed in this table.
7. Edge Duty Trim Accuracy is a percentage of the setting value. Settings available are 70 ps, 140 ps, and 280 ps in addition to the default value of none.
8. Jitter values measured with the internal oscillator operating. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

| | MachXO2-4000 | | | | | | | |
|--|--------------|--------------|-------------|--------------|--------------|--------------|--------------|--------------|
| | 84 QFN | 132 csBGA | 144 TQFP | 184 csBGA | 256 caBGA | 256 ftBGA | 332 caBGA | 484 fpBGA |
| General Purpose I/O per Bank | | | | | | | | |
| Bank 0 | 27 | 25 | 27 | 37 | 50 | 50 | 68 | 70 |
| Bank 1 | 10 | 26 | 29 | 37 | 52 | 52 | 68 | 68 |
| Bank 2 | 22 | 28 | 29 | 39 | 52 | 52 | 70 | 72 |
| Bank 3 | 0 | 7 | 9 | 10 | 16 | 16 | 24 | 24 |
| Bank 4 | 9 | 8 | 10 | 12 | 16 | 16 | 16 | 16 |
| Bank 5 | 0 | 10 | 10 | 15 | 20 | 20 | 28 | 28 |
| Total General Purpose Single Ended I/O | 68 | 104 | 114 | 150 | 206 | 206 | 274 | 278 |
| Differential I/O per Bank | | | | | | | | |
| Bank 0 | 13 | 13 | 14 | 18 | 25 | 25 | 34 | 35 |
| Bank 1 | 4 | 13 | 14 | 18 | 26 | 26 | 34 | 34 |
| Bank 2 | 11 | 14 | 14 | 19 | 26 | 26 | 35 | 36 |
| Bank 3 | 0 | 3 | 4 | 4 | 8 | 8 | 12 | 12 |
| Bank 4 | 4 | 4 | 5 | 6 | 8 | 8 | 8 | 8 |
| Bank 5 | 0 | 5 | 5 | 7 | 10 | 10 | 14 | 14 |
| Total General Purpose Differential I/O | 32 | 52 | 56 | 72 | 103 | 103 | 137 | 139 |
| Dual Function I/O | | | | | | | | |
| | 28 | 37 | 37 | 37 | 37 | 37 | 37 | 37 |
| High-speed Differential I/O | | | | | | | | |
| Bank 0 | 8 | 8 | 9 | 8 | 18 | 18 | 18 | 18 |
| Gearboxes | | | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 8 | 8 | 9 | 9 | 18 | 18 | 18 | 18 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 11 | 14 | 14 | 12 | 18 | 18 | 18 | 18 |
| DQS Groups | | | | | | | | |
| Bank 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | | | |
| Bank 0 | 3 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 1 | 1 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 2 | 2 | 3 | 3 | 3 | 4 | 4 | 4 | 10 |
| Bank 3 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| Bank 4 | 1 | 1 | 1 | 1 | 2 | 2 | 1 | 4 |
| Bank 5 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 |
| VCC | | | | | | | | |
| | 4 | 4 | 4 | 4 | 8 | 8 | 8 | 12 |
| GND | | | | | | | | |
| | 4 | 10 | 12 | 16 | 24 | 24 | 27 | 48 |
| NC | | | | | | | | |
| | 1 | 1 | 1 | 1 | 1 | 1 | 5 | 105 |
| Reserved for configuration | | | | | | | | |
| | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Total Count of Bonded Pins | 84 | 132 | 144 | 184 | 256 | 256 | 332 | 484 |

Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

| | |
|--|---------------------------------------|
| LATTICE LCMXO2-1200ZE 1TG100C Datecode | LCMXO2 256ZE 1UG64C Datecode |
|--|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.

Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256ZE-1SG32C | 256 | 1.2 V | –1 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256ZE-2SG32C | 256 | 1.2 V | –2 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256ZE-3SG32C | 256 | 1.2 V | –3 | Halogen-Free QFN | 32 | COM |
| LCMXO2-256ZE-1UMG64C | 256 | 1.2 V | –1 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256ZE-2UMG64C | 256 | 1.2 V | –2 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256ZE-3UMG64C | 256 | 1.2 V | –3 | Halogen-Free ucBGA | 64 | COM |
| LCMXO2-256ZE-1TG100C | 256 | 1.2 V | –1 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256ZE-2TG100C | 256 | 1.2 V | –2 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256ZE-3TG100C | 256 | 1.2 V | –3 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-256ZE-1MG132C | 256 | 1.2 V | –1 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-256ZE-2MG132C | 256 | 1.2 V | –2 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-256ZE-3MG132C | 256 | 1.2 V | –3 | Halogen-Free csBGA | 132 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640ZE-1TG100C | 640 | 1.2 V | –1 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640ZE-2TG100C | 640 | 1.2 V | –2 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640ZE-3TG100C | 640 | 1.2 V | –3 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-640ZE-1MG132C | 640 | 1.2 V | –1 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-640ZE-2MG132C | 640 | 1.2 V | –2 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-640ZE-3MG132C | 640 | 1.2 V | –3 | Halogen-Free csBGA | 132 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1SG32C | 1280 | 1.2 V | –1 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200ZE-2SG32C | 1280 | 1.2 V | –2 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200ZE-3SG32C | 1280 | 1.2 V | –3 | Halogen-Free QFN | 32 | COM |
| LCMXO2-1200ZE-1TG100C | 1280 | 1.2 V | –1 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-2TG100C | 1280 | 1.2 V | –2 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-3TG100C | 1280 | 1.2 V | –3 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-1MG132C | 1280 | 1.2 V | –1 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-2MG132C | 1280 | 1.2 V | –2 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-3MG132C | 1280 | 1.2 V | –3 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-1TG144C | 1280 | 1.2 V | –1 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-2TG144C | 1280 | 1.2 V | –2 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-3TG144C | 1280 | 1.2 V | –3 | Halogen-Free TQFP | 144 | COM |

For Further Information

A variety of technical notes for the MachXO2 family are available on the Lattice web site.

- TN1198, [Power Estimation and Management for MachXO2 Devices](#)
- TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#)
- TN1201, [Memory Usage Guide for MachXO2 Devices](#)
- TN1202, [MachXO2 sysIO Usage Guide](#)
- TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#)
- TN1204, [MachXO2 Programming and Configuration Usage Guide](#)
- TN1205, [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices](#)
- TN1206, [MachXO2 SRAM CRC Error Detection Usage Guide](#)
- TN1207, [Using TraceID in MachXO2 Devices](#)
- TN1074, [PCB Layout Recommendations for BGA Packages](#)
- TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#)
- AN8086, [Designing for Migration from MachXO2-1200-R1 to Standard \(non-R1\) Devices](#)
- AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#)
- [MachXO2 Device Pinout Files](#)
- [Thermal Management](#) document
- [Lattice design tools](#)

For further information on interface standards, refer to the following web sites:

- JEDEC Standards (LVTTTL, LVCMOS, LVDS, DDR, DDR2, LPDDR): www.jedec.org
- PCI: www.pcisig.com

| Date | Version | Section | Change Summary |
|--------------|---------|----------------------------------|--|
| January 2013 | 02.0 | Introduction | Updated the total number IOs to include JTAGENB. |
| | | Architecture | Supported Output Standards table – Added 3.3 V _{CCIO} (Typ.) to LVDS row. |
| | | | Changed SRAM CRC Error Detection to Soft Error Detection. |
| | | DC and Switching Characteristics | Power Supply Ramp Rates table – Updated Units column for t _{RAMP} symbol. |
| | | | Added new Maximum sysIO Buffer Performance table. |
| | | | sysCLOCK PLL Timing table – Updated Min. column values for f _{IN} , f _{OUT} , f _{OUT2} and f _{PFD} parameters. Added t _{SPO} parameter. Updated footnote 6. |
| | | | MachXO2 Oscillator Output Frequency table – Updated symbol name for t _{STABLEOSC} . |
| | | | DC Electrical Characteristics table – Updated conditions for I _{IL} , I _{IH} symbols. |
| | | | Corrected parameters tDQVBS and tDQVAS |
| | | | Corrected MachXO2 ZE parameters tDVADQ and tDVEDQ |
| | | Pinout Information | Included the MachXO2-4000HE 184 csBGA package. |
| | | Ordering Information | Updated part number. |
| April 2012 | 01.9 | Architecture | Removed references to TN1200. |
| | | Ordering Information | Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package. |
| | | | Added new part number and footnote 2 for LCMXO2-1200ZE-1UWG25ITR50. |
| | | | Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR. |
| | | Supplemental Information | Removed references to TN1200. |
| March 2012 | 01.8 | Introduction | Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table. |
| | | DC and Switching Characteristics | Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing diagram. |
| | | Pinout Information | Removed footnote from Pin Information Summary tables. |
| | | | Added 32 QFN package to Pin Information Summary table. |
| | | Ordering Information | Updated Part Number Description and Ordering Information tables for 32 QFN package. |
| | | | Updated topside mark diagram in the Ordering Information section. |