

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


| Details                        |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 264   |
| Number of Logic Elements/Cells | 2112  |
| Total RAM Bits                 | 94208   |
| Number of I/O                  | 278   |
| Number of Gates                | -   |
| Voltage - Supply               | 2.375V ~ 3.465V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 484-BBGA  |
| Supplier Device Package        | 484-FBGA (23x23)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmx02-2000uhc-6fg484c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmx02-2000uhc-6fg484c</a> |

**Table 1-1. MachXO2™ Family Selection Guide**

|   |                 | XO2-256   | XO2-640 | XO2-640U <sup>1</sup> | XO2-1200 | XO2-1200U <sup>1</sup> | XO2-2000 | XO2-2000U <sup>1</sup> | XO2-4000 | XO2-7000 |
|---|-----------------|-----------|---------|-----------------------|----------|------------------------|----------|------------------------|----------|----------|
| LUTs  |                 | 256       | 640     | 640                   | 1280     | 1280                   | 2112     | 2112                   | 4320     | 6864     |
| Distributed RAM (kbits)                                 |                 | 2         | 5       | 5                     | 10       | 10                     | 16       | 16                     | 34       | 54       |
| EBR SRAM (kbits)  |                 | 0         | 18      | 64                    | 64       | 74                     | 74       | 92                     | 92       | 240      |
| Number of EBR SRAM Blocks (9 kbits/block)               |                 | 0         | 2       | 7                     | 7        | 8                      | 8        | 10                     | 10       | 26       |
| UFM (kbits)   |                 | 0         | 24      | 64                    | 64       | 80                     | 80       | 96                     | 96       | 256      |
| Device Options:   | HC <sup>2</sup> | Yes       | Yes     | Yes                   | Yes      | Yes                    | Yes      | Yes                    | Yes      | Yes      |
|   | HE <sup>3</sup> |           |         |                       |          |                        | Yes      | Yes                    | Yes      | Yes      |
|   | ZE <sup>4</sup> | Yes       | Yes     |                       | Yes      |                        | Yes      |                        | Yes      | Yes      |
| Number of PLLs  |                 | 0         | 0       | 1                     | 1        | 1                      | 1        | 2                      | 2        | 2        |
| Hardened Functions:                                     | I2C             | 2         | 2       | 2                     | 2        | 2                      | 2        | 2                      | 2        | 2        |
|   | SPI             | 1         | 1       | 1                     | 1        | 1                      | 1        | 1                      | 1        | 1        |
|   | Timer/Counter   | 1         | 1       | 1                     | 1        | 1                      | 1        | 1                      | 1        | 1        |
| <b>Packages</b>   |                 | <b>IO</b> |         |                       |          |                        |          |                        |          |          |
| 25-ball WLCSP <sup>5</sup><br>(2.5 mm x 2.5 mm, 0.4 mm) |                 |           |         |                       | 18       |                        |          |                        |          |          |
| 32 QFN <sup>6</sup><br>(5 mm x 5 mm, 0.5 mm)            |                 | 21        |         |                       | 21       |                        |          |                        |          |          |
| 48 QFN <sup>8,9</sup><br>(7 mm x 7 mm, 0.5 mm)          |                 | 40        | 40      |                       |          |                        |          |                        |          |          |
| 49-ball WLCSP <sup>5</sup><br>(3.2 mm x 3.2 mm, 0.4 mm) |                 |           |         |                       |          |                        | 38       |                        |          |          |
| 64-ball ucBGA<br>(4 mm x 4 mm, 0.4 mm)                  |                 | 44        |         |                       |          |                        |          |                        |          |          |
| 84 QFN <sup>7</sup><br>(7 mm x 7 mm, 0.5 mm)            |                 |           |         |                       |          |                        |          |                        | 68       |          |
| 100-pin TQFP<br>(14 mm x 14 mm)                         |                 | 55        | 78      |                       | 79       |                        | 79       |                        |          |          |
| 132-ball csBGA<br>(8 mm x 8 mm, 0.5 mm)                 |                 | 55        | 79      |                       | 104      |                        | 104      |                        | 104      |          |
| 144-pin TQFP<br>(20 mm x 20 mm)                         |                 |           |         | 107                   | 107      |                        | 111      |                        | 114      | 114      |
| 184-ball csBGA <sup>7</sup><br>(8 mm x 8 mm, 0.5 mm)    |                 |           |         |                       |          |                        |          |                        | 150      |          |
| 256-ball caBGA<br>(14 mm x 14 mm, 0.8 mm)               |                 |           |         |                       |          |                        | 206      |                        | 206      | 206      |
| 256-ball ftBGA<br>(17 mm x 17 mm, 1.0 mm)               |                 |           |         |                       |          | 206                    | 206      |                        | 206      | 206      |
| 332-ball caBGA<br>(17 mm x 17 mm, 0.8 mm)               |                 |           |         |                       |          |                        |          |                        | 274      | 278      |
| 484-ball ftBGA<br>(23 mm x 23 mm, 1.0 mm)               |                 |           |         |                       |          |                        | 278      |                        | 278      | 334      |

1. Ultra high I/O device.
2. High performance with regulator – VCC = 2.5 V, 3.3 V
3. High performance without regulator – V<sub>CC</sub> = 1.2 V
4. Low power without regulator – V<sub>CC</sub> = 1.2 V
5. WLCSP package only available for ZE devices.
6. 32 QFN package only available for HC and ZE devices.
7. 184 csBGA package only available for HE devices.
8. 48-pin QFN information is 'Advanced'.
9. 48 QFN package only available for HC devices.

Figure 2-3. PFU Block Diagram



## Slices


Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2-1. Resources and Modes Available per Slice

| Slice   | PFU Block               |                         |
|---------|-------------------------|-------------------------|
|         | Resources               | Modes                   |
| Slice 0 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |
| Slice 1 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |
| Slice 2 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |
| Slice 3 | 2 LUT4s and 2 Registers | Logic, Ripple, ROM      |

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.

**Figure 2-4. Slice Diagram**



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
- WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

**Table 2-2. Slice Signal Descriptions**

| Function | Type             | Signal Names   | Description  |
|----------|------------------|----------------|--|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4   |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4   |
| Input    | Multi-purpose    | M0/M1          | Multi-purpose input  |
| Input    | Control signal   | CE             | Clock enable   |
| Input    | Control signal   | LSR            | Local set/reset  |
| Input    | Control signal   | CLK            | System clock   |
| Input    | Inter-PFU signal | FCIN           | Fast carry in <sup>1</sup>   |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register outputs   |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX   |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice |
| Output   | Inter-PFU signal | FCO            | Fast carry out <sup>1</sup>  |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.

---

## ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

## Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## Clock/Control Distribution Network

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes. The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes. The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.

This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the  $t_{LOCK}$  parameter has been satisfied.

The MachXO2 also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive. The timing parameters for the PLL are shown in the [sysCLOCK PLL Timing](#) table.

The MachXO2 PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the  $t_{LOCK}$  parameter has been satisfied. The timing parameters for the PLL are shown in the [sysCLOCK PLL Timing](#) table.

For more details on the PLL and the WISHBONE interface, see TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#).

**Figure 2-7. PLL Diagram**




Table 2-4 provides signal descriptions of the PLL block.

**Table 2-4. PLL Signal Descriptions**

| Port Name     | I/O | Description   |
|---------------|-----|---|
| CLKI          | I   | Input clock to PLL  |
| CLKFB         | I   | Feedback clock  |
| PHASESEL[1:0] | I   | Select which output is affected by Dynamic Phase adjustment ports |
| PHASEDIR      | I   | Dynamic Phase adjustment direction                                |
| PHASESTEP     | I   | Dynamic Phase step – toggle shifts VCO phase adjust by one step.  |

**Table 2-5. sysMEM Block Configurations**

| Memory Mode      | Configurations   |
|------------------|--|
| Single Port      | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9             |
| True Dual Port   | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9             |
| Pseudo Dual Port | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18 |
| FIFO             | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18 |

### Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs used in your design to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. MachXO2 devices have been designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


### Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

**Figure 2-11. Group of Four Programmable I/O Cells**



**Notes:**

1. Input gearbox is available only in PIC on the bottom edge of MachXO2-640U, MachXO2-1200/U and larger devices.
2. Output gearbox is available only in PIC on the top edge of MachXO2-640U, MachXO2-1200/U and larger devices.



---

## Configuration and Testing

This section describes the configuration and testing features of the MachXO2 family.

### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with  $V_{CCIO}$  Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#) and TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#).

### Device Configuration

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

1. Internal Flash Download
2. JTAG
3. Standard Serial Peripheral Interface (Master SPI mode) – interface to boot PROM memory
4. System microprocessor to drive a serial slave SPI port (SSPI mode)
5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, [MachXO2 Programming and Configuration Usage Guide](#) for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

### Static Supply Current – HC/HE Devices<sup>1, 2, 3, 6</sup>

| Symbol     | Parameter   | Device         | Typ. <sup>4</sup> | Units |
|------------|---|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply   | LCMXO2-256HC   | 1.15              | mA    |
|            |   | LCMXO2-640HC   | 1.84              | mA    |
|            |   | LCMXO2-640UHC  | 3.48              | mA    |
|            |   | LCMXO2-1200HC  | 3.49              | mA    |
|            |   | LCMXO2-1200UHC | 4.80              | mA    |
|            |   | LCMXO2-2000HC  | 4.80              | mA    |
|            |   | LCMXO2-2000UHC | 8.44              | mA    |
|            |   | LCMXO2-4000HC  | 8.45              | mA    |
|            |   | LCMXO2-7000HC  | 12.87             | mA    |
|            |   | LCMXO2-2000HE  | 1.39              | mA    |
|            |   | LCMXO2-4000HE  | 2.55              | mA    |
|            |   | LCMXO2-7000HE  | 4.06              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>5</sup><br>$V_{CCIO} = 2.5\text{ V}$ | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND, on-chip oscillator is off, on-chip PLL is off.
- Frequency = 0 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

### Programming and Erase Flash Supply Current – HC/HE Devices<sup>1, 2, 3, 4</sup>

| Symbol     | Parameter                      | Device         | Typ. <sup>5</sup> | Units |
|------------|--------------------------------|----------------|-------------------|-------|
| $I_{CC}$   | Core Power Supply              | LCMXO2-256HC   | 14.6              | mA    |
|            |                                | LCMXO2-640HC   | 16.1              | mA    |
|            |                                | LCMXO2-640UHC  | 18.8              | mA    |
|            |                                | LCMXO2-1200HC  | 18.8              | mA    |
|            |                                | LCMXO2-1200UHC | 22.1              | mA    |
|            |                                | LCMXO2-2000HC  | 22.1              | mA    |
|            |                                | LCMXO2-2000UHC | 26.8              | mA    |
|            |                                | LCMXO2-4000HC  | 26.8              | mA    |
|            |                                | LCMXO2-7000HC  | 33.2              | mA    |
|            |                                | LCMXO2-2000HE  | 18.3              | mA    |
|            |                                | LCMXO2-2000UHE | 20.4              | mA    |
|            |                                | LCMXO2-4000HE  | 20.4              | mA    |
|            |                                | LCMXO2-7000HE  | 23.9              | mA    |
| $I_{CCIO}$ | Bank Power Supply <sup>6</sup> | All devices    | 0                 | mA    |

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes all inputs are held at  $V_{CCIO}$  or GND and all outputs are tri-stated.
- Typical user pattern.
- JTAG programming is at 25 MHz.
- $T_J = 25\text{ }^{\circ}\text{C}$ , power supplies at nominal voltage.
- Per bank.  $V_{CCIO} = 2.5\text{ V}$ . Does not include pull-up/pull-down.

| Input/Output Standard | $V_{IL}$              |                 | $V_{IH}$        |          | $V_{OL}$ Max. (V) | $V_{OH}$ Min. (V) | $I_{OL}$ Max. <sup>4</sup> (mA) | $I_{OH}$ Max. <sup>4</sup> (mA) |
|-----------------------|-----------------------|-----------------|-----------------|----------|-------------------|-------------------|---------------------------------|---------------------------------|
|                       | Min. (V) <sup>3</sup> | Max. (V)        | Min. (V)        | Max. (V) |                   |                   |                                 |                                 |
| LVC MOS10R25          | -0.3                  | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6      | 0.40              | NA Open Drain     | 16, 12, 8, 4                    | NA Open Drain                   |

1. MachXO2 devices allow LVC MOS inputs to be placed in I/O banks where  $V_{CCIO}$  is different from what is specified in the applicable JEDEC specification. This is referred to as a ratioed input buffer. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO2 devices do not meet the relevant JEDEC specification are documented in the table below.
2. MachXO2 devices allow for LVC MOS referenced I/Os which follow applicable JEDEC specifications. For more details about mixed mode operation please refer to please refer to TN1202, [MachXO2 sysIO Usage Guide](#).
3. The dual function I<sup>2</sup>C pins SCL and SDA are limited to a  $V_{IL}$  min of -0.25 V or to -0.3 V with a duration of <10 ns.
4. For electromigration, the average DC current sourced or sinked by I/O pads between two consecutive  $V_{CCIO}$  or GND pad connections, or between the last  $V_{CCIO}$  or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of  $n * 8$  mA. "n" is the number of I/O pads between the two consecutive bank  $V_{CCIO}$  or GND connections or between the last  $V_{CCIO}$  and GND in a bank and the end of a bank. IO Grouping can be found in the Data Sheet Pin Tables, which can also be generated from the Lattice Diamond software.

| Input Standard | $V_{CCIO}$ (V) | $V_{IL}$ Max. (V) |
|----------------|----------------|-------------------|
| LVC MOS 33     | 1.5            | 0.685             |
| LVC MOS 25     | 1.5            | 0.687             |
| LVC MOS 18     | 1.5            | 0.655             |

## sysIO Differential Electrical Characteristics

The LVDS differential output buffers are available on the top side of MachXO2-640U, MachXO2-1200/U and higher density devices in the MachXO2 PLD family.

## LVDS

### Over Recommended Operating Conditions


| Parameter Symbol    | Parameter Description                        | Test Conditions                         | Min.  | Typ.  | Max.  | Units |
|---------------------|--|---|-------|-------|-------|-------|
| $V_{INP}$ $V_{INM}$ | Input Voltage                                | $V_{CCIO} = 3.3$ V                      | 0     | —     | 2.605 | V     |
|                     |  | $V_{CCIO} = 2.5$ V                      | 0     | —     | 2.05  | V     |
| $V_{THD}$           | Differential Input Threshold                 |   | ±100  | —     |       | mV    |
| $V_{CM}$            | Input Common Mode Voltage                    | $V_{CCIO} = 3.3$ V                      | 0.05  | —     | 2.6   | V     |
|                     |  | $V_{CCIO} = 2.5$ V                      | 0.05  | —     | 2.0   | V     |
| $I_{IN}$            | Input current                                | Power on                                | —     | —     | ±10   | μA    |
| $V_{OH}$            | Output high voltage for $V_{OP}$ or $V_{OM}$ | $R_T = 100$ Ohm                         | —     | 1.375 | —     | V     |
| $V_{OL}$            | Output low voltage for $V_{OP}$ or $V_{OM}$  | $R_T = 100$ Ohm                         | 0.90  | 1.025 | —     | V     |
| $V_{OD}$            | Output voltage differential                  | $(V_{OP} - V_{OM})$ , $R_T = 100$ Ohm   | 250   | 350   | 450   | mV    |
| $\Delta V_{OD}$     | Change in $V_{OD}$ between high and low      |   | —     | —     | 50    | mV    |
| $V_{OS}$            | Output voltage offset                        | $(V_{OP} + V_{OM})/2$ , $R_T = 100$ Ohm | 1.125 | 1.20  | 1.395 | V     |
| $\Delta V_{OS}$     | Change in $V_{OS}$ between H and L           |   | —     | —     | 50    | mV    |
| $I_{OSD}$           | Output short circuit current                 | $V_{OD} = 0$ V driver outputs shorted   | —     | —     | 24    | mA    |

## Maximum sysIO Buffer Performance


| I/O Standard | Max. Speed | Units |
|--------------|------------|-------|
| LVDS25       | 400        | MHz   |
| LVDS25E      | 150        | MHz   |
| RSDS25       | 150        | MHz   |
| RSDS25E      | 150        | MHz   |
| BLVDS25      | 150        | MHz   |
| BLVDS25E     | 150        | MHz   |
| MLVDS25      | 150        | MHz   |
| MLVDS25E     | 150        | MHz   |
| LVPECL33     | 150        | MHz   |
| LVPECL33E    | 150        | MHz   |
| SSTL25_I     | 150        | MHz   |
| SSTL25_II    | 150        | MHz   |
| SSTL25D_I    | 150        | MHz   |
| SSTL25D_II   | 150        | MHz   |
| SSTL18_I     | 150        | MHz   |
| SSTL18_II    | 150        | MHz   |
| SSTL18D_I    | 150        | MHz   |
| SSTL18D_II   | 150        | MHz   |
| HSTL18_I     | 150        | MHz   |
| HSTL18_II    | 150        | MHz   |
| HSTL18D_I    | 150        | MHz   |
| HSTL18D_II   | 150        | MHz   |
| PCI33        | 134        | MHz   |
| LVTTTL33     | 150        | MHz   |
| LVTTTL33D    | 150        | MHz   |
| LVC MOS33    | 150        | MHz   |
| LVC MOS33D   | 150        | MHz   |
| LVC MOS25    | 150        | MHz   |
| LVC MOS25D   | 150        | MHz   |
| LVC MOS25R33 | 150        | MHz   |
| LVC MOS18    | 150        | MHz   |
| LVC MOS18D   | 150        | MHz   |
| LVC MOS18R33 | 150        | MHz   |
| LVC MOS18R25 | 150        | MHz   |
| LVC MOS15    | 150        | MHz   |
| LVC MOS15D   | 150        | MHz   |
| LVC MOS15R33 | 150        | MHz   |
| LVC MOS15R25 | 150        | MHz   |
| LVC MOS12    | 91         | MHz   |
| LVC MOS12D   | 91         | MHz   |

| Parameter   | Description  | Device  | –6    |       | –5    |       | –4    |       | Units |
|---|--|---|-------|-------|-------|-------|-------|-------|-------|
|   |  |   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| Generic DDRX2 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_TX.ECLK.Centered <sup>9, 12</sup> |  |   |       |       |       |       |       |       |       |
| t <sub>DVB</sub>  | Output Data Valid Before CLK Output                        | MachXO2-640U, MachXO2-1200/U and larger devices, top side only. | 0.535 | —     | 0.670 | —     | 0.830 | —     | ns    |
| t <sub>DVA</sub>  | Output Data Valid After CLK Output                         |   | 0.535 | —     | 0.670 | —     | 0.830 | —     | ns    |
| f <sub>DATA</sub>   | DDRX2 Serial Output Data Speed                             |   | —     | 664   | —     | 554   | —     | 462   | Mbps  |
| f <sub>DDRX2</sub>  | DDRX2 ECLK Frequency (minimum limited by PLL)              |   | —     | 332   | —     | 277   | —     | 231   | MHz   |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | —     | 166   | —     | 139   | —     | 116   | MHz   |
| Generic DDRX4 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Aligned <sup>9, 12</sup>   |  |   |       |       |       |       |       |       |       |
| t <sub>DIA</sub>  | Output Data Invalid After CLK Output                       | MachXO2-640U, MachXO2-1200/U and larger devices, top side only. | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| t <sub>DIB</sub>  | Output Data Invalid Before CLK Output                      |   | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| f <sub>DATA</sub>   | DDRX4 Serial Output Data Speed                             |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDRX4</sub>  | DDRX4 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Centered <sup>9, 12</sup> |  |   |       |       |       |       |       |       |       |
| t <sub>DVB</sub>  | Output Data Valid Before CLK Output                        | MachXO2-640U, MachXO2-1200/U and larger devices, top side only. | 0.455 | —     | 0.570 | —     | 0.710 | —     | ns    |
| t <sub>DVA</sub>  | Output Data Valid After CLK Output                         |   | 0.455 | —     | 0.570 | —     | 0.710 | —     | ns    |
| f <sub>DATA</sub>   | DDRX4 Serial Output Data Speed                             |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDRX4</sub>  | DDRX4 ECLK Frequency (minimum limited by PLL)              |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1 <sup>9, 12</sup>  |  |   |       |       |       |       |       |       |       |
| t <sub>DIB</sub>  | Output Data Invalid Before CLK Output                      | MachXO2-640U, MachXO2-1200/U and larger devices, top side only. | —     | 0.160 | —     | 0.180 | —     | 0.200 | ns    |
| t <sub>DIA</sub>  | Output Data Invalid After CLK Output                       |   | —     | 0.160 | —     | 0.180 | —     | 0.200 | ns    |
| f <sub>DATA</sub>   | DDR71 Serial Output Data Speed                             |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR71</sub>  | DDR71 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>CLKOUT</sub>   | 7:1 Output Clock Frequency (SCLK) (minimum limited by PLL) |   | —     | 108   | —     | 90    | —     | 75    | MHz   |


**Figure 3-9. GDDR71 Video Timing Waveforms**



**Figure 3-10. Receiver GDDR71\_RX. Waveforms**



**Figure 3-11. Transmitter GDDR71\_TX. Waveforms**



### sysCLOCK PLL Timing

Over Recommended Operating Conditions

| Parameter                 | Descriptions                                      | Conditions                              | Min.   | Max.  | Units  |
|---------------------------|---|---|--------|-------|--------|
| $f_{IN}$                  | Input Clock Frequency (CLKI, CLKFB)               |   | 7      | 400   | MHz    |
| $f_{OUT}$                 | Output Clock Frequency (CLKOP, CLKOS, CLKOS2)     |   | 1.5625 | 400   | MHz    |
| $f_{OUT2}$                | Output Frequency (CLKOS3 cascaded from CLKOS2)    |   | 0.0122 | 400   | MHz    |
| $f_{VCO}$                 | PLL VCO Frequency                                 |   | 200    | 800   | MHz    |
| $f_{PFD}$                 | Phase Detector Input Frequency                    |   | 7      | 400   | MHz    |
| <b>AC Characteristics</b> |   |   |        |       |        |
| $t_{DT}$                  | Output Clock Duty Cycle                           | Without duty trim selected <sup>3</sup> | 45     | 55    | %      |
| $t_{DT\_TRIM}^7$          | Edge Duty Trim Accuracy                           |   | -75    | 75    | %      |
| $t_{PH}^4$                | Output Phase Accuracy                             |   | -6     | 6     | %      |
| $t_{OPJIT}^{1,8}$         | Output Clock Period Jitter                        | $f_{OUT} > 100$ MHz                     | —      | 150   | ps p-p |
|                           |   | $f_{OUT} < 100$ MHz                     | —      | 0.007 | UIPP   |
|                           | Output Clock Cycle-to-cycle Jitter                | $f_{OUT} > 100$ MHz                     | —      | 180   | ps p-p |
|                           |   | $f_{OUT} < 100$ MHz                     | —      | 0.009 | UIPP   |
|                           | Output Clock Phase Jitter                         | $f_{PFD} > 100$ MHz                     | —      | 160   | ps p-p |
|                           |   | $f_{PFD} < 100$ MHz                     | —      | 0.011 | UIPP   |
|                           | Output Clock Period Jitter (Fractional-N)         | $f_{OUT} > 100$ MHz                     | —      | 230   | ps p-p |
|                           |   | $f_{OUT} < 100$ MHz                     | —      | 0.12  | UIPP   |
|                           | Output Clock Cycle-to-cycle Jitter (Fractional-N) | $f_{OUT} > 100$ MHz                     | —      | 230   | ps p-p |
|                           |   | $f_{OUT} < 100$ MHz                     | —      | 0.12  | UIPP   |
| $t_{SPO}$                 | Static Phase Offset                               | Divider ratio = integer                 | -120   | 120   | ps     |
| $t_W$                     | Output Clock Pulse Width                          | At 90% or 10% <sup>3</sup>              | 0.9    | —     | ns     |
| $t_{LOCK}^{2,5}$          | PLL Lock-in Time                                  |   | —      | 15    | ms     |
| $t_{UNLOCK}$              | PLL Unlock Time                                   |   | —      | 50    | ns     |
| $t_{IPJIT}^6$             | Input Clock Period Jitter                         | $f_{PFD} \geq 20$ MHz                   | —      | 1,000 | ps p-p |
|                           |   | $f_{PFD} < 20$ MHz                      | —      | 0.02  | UIPP   |
| $t_{HI}$                  | Input Clock High Time                             | 90% to 90%                              | 0.5    | —     | ns     |
| $t_{LO}$                  | Input Clock Low Time                              | 10% to 10%                              | 0.5    | —     | ns     |
| $t_{STABLE}^5$            | STANDBY High to PLL Stable                        |   | —      | 15    | ms     |
| $t_{RST}$                 | RST/RESETM Pulse Width                            |   | 1      | —     | ns     |
| $t_{RSTREC}$              | RST Recovery Time                                 |   | 1      | —     | ns     |
| $t_{RST\_DIV}$            | RESETC/D Pulse Width                              |   | 10     | —     | ns     |
| $t_{RSTREC\_DIV}$         | RESETC/D Recovery Time                            |   | 1      | —     | ns     |
| $t_{ROTATE-SETUP}$        | PHASESTEP Setup Time                              |   | 10     | —     | ns     |

### Pinout Information Summary

|  | MachXO2-256         |                     |          |          |           | MachXO2-640         |          |           | MachXO2-640U |
|--|---------------------|---------------------|----------|----------|-----------|---------------------|----------|-----------|--------------|
|  | 32 QFN <sup>1</sup> | 48 QFN <sup>3</sup> | 64 ucBGA | 100 TQFP | 132 csBGA | 48 QFN <sup>3</sup> | 100 TQFP | 132 csBGA | 144 TQFP     |
| <b>General Purpose I/O per Bank</b>                    |                     |                     |          |          |           |                     |          |           |              |
| Bank 0   | 8                   | 10                  | 9        | 13       | 13        | 10                  | 18       | 19        | 27           |
| Bank 1   | 2                   | 10                  | 12       | 14       | 14        | 10                  | 20       | 20        | 26           |
| Bank 2   | 9                   | 10                  | 11       | 14       | 14        | 10                  | 20       | 20        | 28           |
| Bank 3   | 2                   | 10                  | 12       | 14       | 14        | 10                  | 20       | 20        | 26           |
| Bank 4   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Total General Purpose Single Ended I/O                 | 21                  | 40                  | 44       | 55       | 55        | 40                  | 78       | 79        | 107          |
| <b>Differential I/O per Bank</b>                       |                     |                     |          |          |           |                     |          |           |              |
| Bank 0   | 4                   | 5                   | 5        | 7        | 7         | 5                   | 9        | 10        | 14           |
| Bank 1   | 1                   | 5                   | 6        | 7        | 7         | 5                   | 10       | 10        | 13           |
| Bank 2   | 4                   | 5                   | 5        | 7        | 7         | 5                   | 10       | 10        | 14           |
| Bank 3   | 1                   | 5                   | 6        | 7        | 7         | 5                   | 10       | 10        | 13           |
| Bank 4   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Total General Purpose Differential I/O                 | 10                  | 20                  | 22       | 28       | 28        | 20                  | 39       | 40        | 54           |
| <b>Dual Function I/O</b>                               |                     |                     |          |          |           |                     |          |           |              |
|  | 22                  | 25                  | 27       | 29       | 29        | 25                  | 29       | 29        | 33           |
| <b>High-speed Differential I/O</b>                     |                     |                     |          |          |           |                     |          |           |              |
| Bank 0   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| <b>Gearboxes</b>                                       |                     |                     |          |          |           |                     |          |           |              |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 7            |
| <b>DQS Groups</b>                                      |                     |                     |          |          |           |                     |          |           |              |
| Bank 1   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 2            |
| <b>VCCIO Pins</b>                                      |                     |                     |          |          |           |                     |          |           |              |
| Bank 0   | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 3            |
| Bank 1   | 1                   | 1                   | 2        | 2        | 2         | 1                   | 2        | 2         | 3            |
| Bank 2   | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 3            |
| Bank 3   | 1                   | 1                   | 2        | 2        | 2         | 1                   | 2        | 2         | 3            |
| Bank 4   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| Bank 5   | 0                   | 0                   | 0        | 0        | 0         | 0                   | 0        | 0         | 0            |
| VCC  | 2                   | 2                   | 2        | 2        | 2         | 2                   | 2        | 2         | 4            |
| GND <sup>2</sup>                                       | 2                   | 1                   | 8        | 8        | 8         | 1                   | 8        | 10        | 12           |
| NC   | 0                   | 0                   | 1        | 26       | 58        | 0                   | 3        | 32        | 8            |
| Reserved for Configuration                             | 1                   | 1                   | 1        | 1        | 1         | 1                   | 1        | 1         | 1            |
| Total Count of Bonded Pins                             | 32                  | 49                  | 64       | 100      | 132       | 49                  | 100      | 132       | 144          |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.
2. For 48 QFN package, exposed die pad is the device ground.
3. 48-pin QFN information is 'Advanced'.





# MachXO2 Family Data Sheet

## Ordering Information

March 2017

Data Sheet DS1035

### MachXO2 Part Number Description

| LCMXO2 – XXXX X X X – X XXXXXX X XX XX  |   |
|---|---|
| <b>Device Family</b><br>MachXO2 PLD   | <b>Device Status</b><br>Blank = Production Device<br>ES = Engineering Sample<br>R1 = Production Release 1 Device<br>1K = WLCSP Package, 1,000 parts per reel  |
| <b>Logic Capacity</b><br>256 = 256 LUTs<br>640 = 640 LUTs<br>1200 = 1280 LUTs<br>2000 = 2112 LUTs<br>4000 = 4320 LUTs<br>7000 = 6864 LUTs | <b>Shipping Method</b><br>Blank = Trays<br>TR = Tape and Reel   |
| <b>I/O Count</b><br>Blank = Standard Device<br>U = Ultra High I/O Device  | <b>Grade</b><br>C = Commercial<br>I = Industrial  |
| <b>Power/Performance</b><br>Z = Low Power<br>H = High Performance   | <b>Package</b><br>UWG25 = 25-Ball Halogen-Free WLCSP (0.4 mm Pitch)<br>SG32 = 32-Pin Halogen-Free QFN (0.5 mm Pitch)<br>SG48 = 48-Pin Halogen-Free QFN (0.5 mm Pitch)<br>UWG49 = 49-ball Halogen-Free WLCSP (0.4 mm Pitch)<br>UMG64 = 64-Ball Halogen-Free ucBGA (0.4 mm Pitch)<br>QN84 = 84-Pin Halogen-Free QFN (0.5 mm Pitch)<br>TG100 = 100-Pin Halogen-Free TQFP<br>TG144 = 144-Pin Halogen-Free TQFP<br>MG132 = 132-Ball Halogen-Free csBGA (0.5 mm Pitch)<br>MG184 = 184-Ball Halogen-Free csBGA (0.5 mm Pitch)<br>BG256 = 256-Ball Halogen-Free caBGA (0.8 mm Pitch)<br>FTG256 = 256-Ball Halogen-Free ftBGA (1.0 mm Pitch)<br>BG332 = 332-Ball Halogen-Free caBGA (0.8 mm Pitch)<br>FG484 = 484-Ball Halogen-Free fpBGA (1.0 mm Pitch) |
| <b>Supply Voltage</b><br>C = 2.5 V / 3.3 V<br>E = 1.2 V   |   |
| <b>Speed</b><br>1 = Slowest<br>2<br>3 = Fastest<br>} Low Power<br><br>4 = Slowest<br>5<br>6 = Fastest<br>} High Performance               |   |

\* 48-pin QFN information is 'Advanced'.

## Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

|  |                                       |
|--|---------------------------------------|
| <b>LATTICE</b><br>LCMXO2-1200ZE<br>1TG100C<br>Datecode | LCMXO2<br>256ZE<br>1UG64C<br>Datecode |
|--|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000ZE-1TG100C  | 2112 | 1.2 V          | –1    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000ZE-2TG100C  | 2112 | 1.2 V          | –2    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000ZE-3TG100C  | 2112 | 1.2 V          | –3    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000ZE-1MG132C  | 2112 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000ZE-2MG132C  | 2112 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000ZE-3MG132C  | 2112 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000ZE-1TG144C  | 2112 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000ZE-2TG144C  | 2112 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000ZE-3TG144C  | 2112 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000ZE-1BG256C  | 2112 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000ZE-2BG256C  | 2112 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000ZE-3BG256C  | 2112 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000ZE-1FTG256C | 2112 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-2000ZE-2FTG256C | 2112 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-2000ZE-3FTG256C | 2112 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000ZE-1QN84C   | 4320 | 1.2 V          | –1    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000ZE-2QN84C   | 4320 | 1.2 V          | –2    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000ZE-3QN84C   | 4320 | 1.2 V          | –3    | Halogen-Free QFN   | 84    | COM   |
| LCMXO2-4000ZE-1MG132C  | 4320 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000ZE-2MG132C  | 4320 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000ZE-3MG132C  | 4320 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000ZE-1TG144C  | 4320 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000ZE-2TG144C  | 4320 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000ZE-3TG144C  | 4320 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000ZE-1BG256C  | 4320 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000ZE-2BG256C  | 4320 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000ZE-3BG256C  | 4320 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000ZE-1FTG256C | 4320 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000ZE-2FTG256C | 4320 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000ZE-3FTG256C | 4320 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000ZE-1BG332C  | 4320 | 1.2 V          | –1    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000ZE-2BG332C  | 4320 | 1.2 V          | –2    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000ZE-3BG332C  | 4320 | 1.2 V          | –3    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000ZE-1FG484C  | 4320 | 1.2 V          | –1    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000ZE-2FG484C  | 4320 | 1.2 V          | –2    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000ZE-3FG484C  | 4320 | 1.2 V          | –3    | Halogen-Free fpBGA | 484   | COM   |

**High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-5SG32I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-6SG32I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-4SG48I  | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-5SG48I  | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-6SG48I  | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-4UMG64I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-5UMG64I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-6UMG64I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-4TG100I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-5TG100I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-6TG100I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-4MG132I | 256  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-5MG132I | 256  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-6MG132I | 256  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48I  | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-5SG48I  | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-6SG48I  | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-4TG100I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-5TG100I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-6TG100I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-4MG132I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-5MG132I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-6MG132I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |

| Part Number           | LUTs | Supply Voltage | Grade | Package           | Leads | Temp. |
|-----------------------|------|----------------|-------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144I | 640  | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-5TG144I | 640  | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-6TG144I | 640  | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP | 144   | IND   |

**High Performance Industrial Grade Devices Without Voltage Regulator, Halogen Free (RoHS) Packaging**

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HE-4TG100I  | 2112 | 1.2 V          | –4    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-5TG100I  | 2112 | 1.2 V          | –5    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-6TG100I  | 2112 | 1.2 V          | –6    | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-2000HE-4MG132I  | 2112 | 1.2 V          | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-5MG132I  | 2112 | 1.2 V          | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-6MG132I  | 2112 | 1.2 V          | –6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-2000HE-4TG144I  | 2112 | 1.2 V          | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-5TG144I  | 2112 | 1.2 V          | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-6TG144I  | 2112 | 1.2 V          | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-2000HE-4BG256I  | 2112 | 1.2 V          | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-5BG256I  | 2112 | 1.2 V          | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-6BG256I  | 2112 | 1.2 V          | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-2000HE-4FTG256I | 2112 | 1.2 V          | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-5FTG256I | 2112 | 1.2 V          | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-2000HE-6FTG256I | 2112 | 1.2 V          | –6    | Halogen-Free ftBGA | 256   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHE-4FG484I | 2112 | 1.2 V          | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-5FG484I | 2112 | 1.2 V          | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-2000UHE-6FG484I | 2112 | 1.2 V          | –6    | Halogen-Free fpBGA | 484   | IND   |