
# E · ) (Lattice Semiconductor Corporation - LCMX02-2000UHE-5FG484C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	264
Number of Logic Elements/Cells	2112
Total RAM Bits	94208
Number of I/O	278
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-2000uhe-5fg484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### Introduction

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I<sup>2</sup>C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are designed on a 65 nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low static power for all members of the family.

The MachXO2 devices are available in two versions – ultra low power (ZE) and high performance (HC and HE) devices. The ultra low power devices are offered in three speed grades –1, –2 and –3, with –3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: –4, –5 and –6, with –6 being the fastest. HC devices have an internal linear voltage regulator which supports external V<sub>CC</sub> supply voltages of 3.3 V or 2.5 V. ZE and HE devices only accept 1.2 V as the external V<sub>CC</sub> supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5 mm x 2.5 mm WLCSP to the 23 mm x 23 mm fpBGA. MachXO2 devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The pre-engineered source synchronous logic implemented in the MachXO2 device family supports a broad range of interface standards, including LPDDR, DDR, DDR2 and 7:1 gearing for display I/Os.

The MachXO2 devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a "per-pin" basis.

A user-programmable internal oscillator is included in MachXO2 devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO2 devices also provide flexible, reliable and secure configuration from on-chip Flash memory. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I<sup>2</sup>C port. Additionally, MachXO2 devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO2 family of devices. Popular logic synthesis tools provide synthesis library support for MachXO2. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO2 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE<sup>™</sup> modules, including a number of reference designs licensed free of charge, optimized for the MachXO2 PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.



#### Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
   WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
- WAD [A:D] is a 4-bit address from slice 2 LUT input

 Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in <sup>1</sup>
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out <sup>1</sup>

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



#### Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



### Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.



Figure 2-11. Group of Four Programmable I/O Cells



Notes:

1. Input gearbox is available only in PIC on the bottom edge of MachXO2-640U, MachXO2-1200/U and larger devices. 2. Output gearbox is available only in PIC on the top edge of MachXO2-640U, MachXO2-1200/U and larger devices.



#### **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.

#### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



#### **Right Edge**

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.



### **DDR Memory Support**

Certain PICs on the right edge of MachXO2-640U, MachXO2-1200/U and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

### **DQS Read Write Block**

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage ( $V_{CCIO}$ ). Each sysIO bank has its own  $V_{CCIO}$ . In addition, each bank has a voltage reference,  $V_{REF}$  which allows the use of referenced input buffers independent of the bank  $V_{CCIO}$ .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "T" and "C", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.



#### Table 2-13. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typ.)
Single-Ended Interfaces	
LVTTL	3.3
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8
LVCMOS15	1.5
LVCMOS12	1.2
LVCMOS33, Open Drain	
LVCMOS25, Open Drain	
LVCMOS18, Open Drain	
LVCMOS15, Open Drain	
LVCMOS12, Open Drain	
PCI33	3.3
SSTL25 (Class I)	2.5
SSTL18 (Class I)	1.8
HSTL18(Class I)	1.8
Differential Interfaces	
LVDS <sup>1, 2</sup>	2.5, 3.3
BLVDS, MLVDS, RSDS <sup>2</sup>	2.5
LVPECL <sup>2</sup>	3.3
MIPI <sup>2</sup>	2.5
Differential SSTL18	1.8
Differential SSTL25	2.5
Differential HSTL18	1.8

1. MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers. 2. These interfaces can be emulated with external resistors in all devices.

#### sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO2-1200U, MachXO2-2000/U and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-1200 and lower density devices have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.



Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off, ana- log circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors VCC levels. In the event of unsafe $V_{CC}$ drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1198, Power Estimation and Management for MachXO2 Devices.

### Power On Reset

MachXO2 devices have power-on reset circuitry to monitor  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors  $V_{CCINT}$  and  $V_{CCIO0}$  (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the  $V_{PORUP}$  level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices),  $V_{CCINT}$  is the same as the  $V_{CC}$  supply voltage. For devices with voltage regulators (HC devices),  $V_{CCINT}$  is regulated from the  $V_{CC}$  supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t<sub>REFRESH</sub>) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tristate. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external  $V_{CC}$  voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor  $V_{CCINT}$  levels. If  $V_{CCINT}$  drops below  $V_{PORDNBG}$  level (with the bandgap circuitry switched on) or below  $V_{PORDNSRAM}$  level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the  $V_{CCINT}$  and  $V_{CCIO}$  voltage levels.  $V_{PORDNBG}$  and  $V_{PORDNSRAM}$  are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the  $V_{PORDNSRAM}$  reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the  $V_{CC}$  supply dropping below  $V_{CC}$  (min) they should not shut down the bandgap or POR circuit.



### **Configuration and Testing**

This section describes the configuration and testing features of the MachXO2 family.

#### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V<sub>CCIO</sub> Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

#### **Device Configuration**

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

- 1. Internal Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, MachXO2 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.





			-	6	-5		-4			
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units	
		MachXO2-256HC-HE	1.42	—	1.59	—	1.96	—	ns	
		MachXO2-640HC-HE	1.41	—	1.58	—	1.96	—	ns	
	Clock to Data Setup – PIO Input Register with Data Input	MachXO2-1200HC-HE	1.63		1.79		2.17		ns	
<sup>t</sup> SU_DEL	Delay	MachXO2-2000HC-HE	1.61		1.76		2.13		ns	
		MachXO2-4000HC-HE	1.66	—	1.81	—	2.19	—	ns	
		MachXO2-7000HC-HE	1.53	—	1.67	—	2.03	—	ns	
		MachXO2-256HC-HE	-0.24	—	-0.24	—	-0.24	—	ns	
		MachXO2-640HC-HE	-0.23	—	-0.23	—	-0.23	—	ns	
	Clock to Data Hold – PIO Input	MachXO2-1200HC-HE	-0.24	—	-0.24	—	-0.24	—	ns	
t <sub>H_DEL</sub>	Register with Input Data Delay	MachXO2-2000HC-HE	-0.23	—	-0.23	—	-0.23	—	ns	
		MachXO2-4000HC-HE	-0.25	—	-0.25	—	-0.25	—	ns	
		MachXO2-7000HC-HE	-0.21	_	-0.21		-0.21	—	ns	
f <sub>MAX_IO</sub>	Clock Frequency of I/O and PFU Register	All MachXO2 devices	_	388	_	323	_	269	MHz	
General I/O	Pin Parameters (Using Edge C	lock without PLL)		l		l				
		MachXO2-1200HC-HE	_	7.53	—	7.76		8.10	ns	
	Clock to Output – PIO Output	MachXO2-2000HC-HE		7.53	—	7.76		8.10	ns	
t <sub>COE</sub>	Register	MachXO2-4000HC-HE		7.45	—	7.68		8.00	ns	
		MachXO2-7000HC-HE	_	7.53	—	7.76		8.10	ns	
		MachXO2-1200HC-HE	-0.19		-0.19	—	-0.19		ns	
	Clock to Data Setup – PIO	MachXO2-2000HC-HE	-0.19		-0.19		-0.19		ns	
t <sub>SUE</sub>	Input Register	MachXO2-4000HC-HE	-0.16		-0.16		-0.16		ns	
		MachXO2-7000HC-HE	-0.19		-0.19		-0.19		ns	
	Clock to Data Hold – PIO Input Register	MachXO2-1200HC-HE	1.97	_	2.24		2.52		ns	
		MachXO2-2000HC-HE	1.97	_	2.24		2.52		ns	
t <sub>HE</sub>		MachXO2-4000HC-HE	1.89		2.16	—	2.43		ns	
		MachXO2-7000HC-HE	1.97		2.24	—	2.52		ns	
		MachXO2-1200HC-HE	1.56		1.69	—	2.05		ns	
	Clock to Data Setup - PIO	MachXO2-2000HC-HE	1.56		1.69	—	2.05		ns	
t <sub>SU_DELE</sub>	Input Register with Data Input Delay	MachXO2-4000HC-HE	1.74		1.88		2.25		ns	
	Delay	MachXO2-7000HC-HE	1.66		1.81		2.17		ns	
		MachXO2-1200HC-HE	-0.23		-0.23	—	-0.23		ns	
	Clock to Data Hold – PIO Input	MachXO2-2000HC-HE	-0.23		-0.23		-0.23		ns	
t <sub>H_DELE</sub>	Register with Input Data Delay	MachXO2-4000HC-HE	-0.34		-0.34		-0.34		ns	
		MachXO2-7000HC-HE	-0.29		-0.29		-0.29		ns	
General I/O	Pin Parameters (Using Primar									
		MachXO2-1200HC-HE	_	5.97	_	6.00	_	6.13	ns	
	Clock to Output – PIO Output	MachXO2-2000HC-HE	_	5.98	_	6.01	_	6.14	ns	
t <sub>COPLL</sub>	Register	MachXO2-4000HC-HE	_	5.99	_	6.02	_	6.16	ns	
		MachXO2-7000HC-HE	_	6.02	_	6.06	_	6.20	ns	
		MachXO2-1200HC-HE	0.36	_	0.36	_	0.65	_	ns	
	Clock to Data Setup – PIO	MachXO2-2000HC-HE	0.36		0.36		0.63		ns	
t <sub>SUPLL</sub>	Input Register	MachXO2-4000HC-HE	0.35		0.35		0.62		ns	
		MachXO2-7000HC-HE	0.34	_	0.34		0.59		ns	
			0.01	l	0.01	l	0.00			



			-	-6	-	-5	-	-4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDF	R4 Inputs with Clock and Data A	Aligned at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	4_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK			0.290	_	0.320		0.345	UI
t <sub>DVE</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.739	—	0.699		0.703	—	UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	756	_	630	_	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only.11		378		315		262	MHz
f <sub>SCLK</sub>	SCLK Frequency			95	—	79	—	66	MHz
	4 Inputs with Clock and Data C	entered at Pin Using PC	LK Pin fo	or Clock	Input –	GDDRX4	4_RX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.233	—	0.219	—	0.198	—	ns
t <sub>HO</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.287	—	0.287		0.344	—	ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	756	_	630	_	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only.11		378	—	315		262	MHz
f <sub>SCLK</sub>	SCLK Frequency			95	—	79		66	MHz
7:1 LVDS In	puts (GDDR71_RX.ECLK.7:1) <sup>9,</sup>	12							
t <sub>DVA</sub>	Input Data Valid After ECLK	(		0.290		0.320		0.345	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.739	—	0.699		0.703	—	UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and	_	756	_	630	_	524	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	larger devices, bottom side only. <sup>11</sup>		378		315		262	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)		_	108	_	90	_	75	MHz
Generic DDF	R Outputs with Clock and Data	Aligned at Pin Using PC	LK Pin f	for Clock	k Input –	GDDR	(1_TX.S	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output			0.520	_	0.550	_	0.580	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	All MachXO2 devices, all sides.	_	0.520	_	0.550	_	0.580	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed			300		250		208	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency	-		150	—	125		104	MHz
	Outputs with Clock and Data C	entered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_TX.SC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.210	_	1.510	_	1.870	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	All MachXO2 devices,	1.210	_	1.510	_	1.870	_	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	all sides.		300	—	250	_	208	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency (minimum limited by PLL)	-		150	_	125	_	104	MHz
Generic DDF	X2 Outputs with Clock and Data	a Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X2_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.200	_	0.215	_	0.230	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U and	_	0.200	_	0.215	_	0.230	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	larger devices, top side only.	_	664	_	554	_	462	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency	1		332	—	277	_	231	MHz
f <sub>SCLK</sub>	SCLK Frequency	1	—	166	—	139	_	116	MHz



			_	-6	_	5	_	4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR	X2 Outputs with Clock and Data	Centered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	2_TX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.535	_	0.670	_	0.830	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	0.535	_	0.670	_	0.830	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only.		664	_	554	_	462	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)			332	_	277	_	231	MHz
f <sub>SCLK</sub>	SCLK Frequency			166	—	139		116	MHz
Generic DDF	X4 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X4_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.200	_	0.215	_	0.230	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U and larger devices, top side only.		0.200	_	0.215	_	0.230	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed			756	_	630	_	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency		_	378	—	315	—	262	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	95	—	79		66	MHz
Generic DDF	X4 Outputs with Clock and Data	Centered at Pin Using Po	CLK Pin	for Cloc	k Input –	GDDRX	4_TX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.455	_	0.570		0.710	—	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	0.455	_	0.570		0.710	_	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only.		756	_	630	_	524	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)	ony.		378	_	315	_	262	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	95	—	79	—	66	MHz
7:1 LVDS Ou	utputs - GDDR71_TX.ECLK.7:1	9, 12							
t <sub>DIB</sub>	Output Data Invalid Before CLK Output		_	0.160	_	0.180		0.200	ns
t <sub>DIA</sub>	Output Data Invalid After CLK Output	MachXO2-640U,		0.160	_	0.180	_	0.200	ns
f <sub>DATA</sub>	DDR71 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only.	_	756	_	630	_	524	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency		_	378	_	315	_	262	MHz
fclkout	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	108	_	90	_	75	MHz



## MachXO2 External Switching Characteristics – ZE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

			-	-3	-	2	-1		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Clocks									
Primary Cloo	cks								
f <sub>MAX_PRI</sub> <sup>8</sup>	Frequency for Primary Clock Tree	All MachXO2 devices	_	150	_	125	—	104	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO2 devices	1.00	_	1.20	_	1.40	_	ns
		MachXO2-256ZE	—	1250		1272	—	1296	ps
		MachXO2-640ZE		1161		1183	—	1206	ps
	Primary Clock Skew Within a	MachXO2-1200ZE		1213		1267	—	1322	ps
<sup>t</sup> SKEW_PRI	Device	MachXO2-2000ZE		1204		1250	—	1296	ps
		MachXO2-4000ZE		1195		1233	—	1269	ps
		MachXO2-7000ZE		1243		1268	—	1296	ps
Edge Clock									
f <sub>MAX_EDGE<sup>8</sup></sub>	Frequency for Edge Clock	MachXO2-1200 and larger devices	_	210	_	175	_	146	MHz
Pin-LUT-Pin	Propagation Delay			1	1				1
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO2 devices	_	9.35	_	9.78	_	10.21	ns
General I/O I	Pin Parameters (Using Primary	Clock without PLL)	1	1	1	1		1	
		MachXO2-256ZE		10.46	—	10.86	—	11.25	ns
	Clock to Output – PIO Output Register	MachXO2-640ZE		10.52		10.92	—	11.32	ns
		MachXO2-1200ZE		11.24		11.68	—	12.12	ns
t <sub>CO</sub>		MachXO2-2000ZE		11.27		11.71	—	12.16	ns
		MachXO2-4000ZE		11.28		11.78	—	12.28	ns
		MachXO2-7000ZE	—	11.22		11.76	—	12.30	ns
		MachXO2-256ZE	-0.21		-0.21	—	-0.21	—	ns
		MachXO2-640ZE	-0.22	—	-0.22	—	-0.22	—	ns
	Clock to Data Setup – PIO	MachXO2-1200ZE	-0.25	—	-0.25	—	-0.25	—	ns
t <sub>SU</sub>	Input Register	MachXO2-2000ZE	-0.27	—	-0.27	—	-0.27	—	ns
		MachXO2-4000ZE	-0.31	—	-0.31		-0.31		ns
		MachXO2-7000ZE	-0.33	—	-0.33		-0.33		ns
		MachXO2-256ZE	3.96		4.25	_	4.65	_	ns
		MachXO2-640ZE	4.01		4.31	—	4.71	—	ns
+	Clock to Data Hold – PIO Input	MachXO2-1200ZE	3.95		4.29	_	4.73	_	ns
t <sub>H</sub>	Register	MachXO2-2000ZE	3.94	—	4.29	—	4.74	—	ns
		MachXO2-4000ZE	3.96		4.36	—	4.87	—	ns
		MachXO2-7000ZE	3.93		4.37	—	4.91		ns
		IVIACHAU2-7000ZE	3.93	—	4.37		4.91		

**Over Recommended Operating Conditions** 



			-	-3	-	-2	- 1	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
		MachXO2-1200ZE	0.66		0.68		0.80		ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	0.68	—	0.70	—	0.83	—	ns
t <sub>HPLL</sub>	Register	MachXO2-4000ZE	0.68	—	0.71	—	0.84	—	ns
		MachXO2-7000ZE	0.73	—	0.74	—	0.87	—	ns
-		MachXO2-1200ZE	5.14	—	5.69	—	6.20	—	ns
	Clock to Data Setup – PIO	MachXO2-2000ZE	5.11	—	5.67	—	6.17	—	ns
<sup>t</sup> SU_DELPLL	Input Register with Data Input Delay	MachXO2-4000ZE	5.27	—	5.84		6.35	—	ns
		MachXO2-7000ZE	5.15	—	5.71	—	6.23	—	ns
-		MachXO2-1200ZE	-1.36	—	-1.36	—	-1.36	—	ns
	Clock to Data Hold – PIO Input	MachXO2-2000ZE	-1.35		-1.35		-1.35		ns
<sup>t</sup> H_DELPLL		MachXO2-4000ZE	-1.43		-1.43		-1.43		ns
		MachXO2-7000ZE	-1.41		-1.41		-1.41		ns
Generic DDR	X1 Inputs with Clock and Data A	ligned at Pin Using P	CLK Pin	for Cloc	k Input -	- GDDR)	(1_RX.S	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After CLK		—	0.382		0.401	—	0.417	UI
t <sub>DVE</sub>	Input Data Hold After CLK	All MachXO2 devices, all sides	0.670	—	0.684		0.693	—	UI
f <sub>DATA</sub>	DDRX1 Input Data Speed		_	140		116	—	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	70		58	—	49	MHz
	X1 Inputs with Clock and Data Ce	entered at Pin Using PO	LK Pin f	for Clock	Input –	GDDRX	1_RX.SC	LK.Cen	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before CLK		1.319		1.412		1.462		ns
t <sub>HO</sub>	Input Data Hold After CLK	All MachXO2	0.717	_	1.010		1.340		ns
f <sub>DATA</sub>	DDRX1 Input Data Speed	devices, all sides	_	140		116	—	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency		_	70		58	—	49	MHz
	X2 Inputs with Clock and Data A	ligned at Pin Using P	LK Pin	for Cloc	k Input -	GDDR	2_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After CLK		—	0.361		0.346	—	0.334	UI
t <sub>DVE</sub>	Input Data Hold After CLK	MachXO2-640U,	0.602		0.625		0.648		UI
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	280	_	234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	bottom side only <sup>11</sup>	_	140		117	—	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		_	70		59	—	49	MHz
	X2 Inputs with Clock and Data Ce	entered at Pin Using P	LK Pin f	for Clock	Input –	GDDRX	2_RX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before CLK		0.472		0.672		0.865		ns
t <sub>HO</sub>	Input Data Hold After CLK	MachXO2-640U,	0.363	_	0.501		0.743		ns
f <sub>DATA</sub>	DDRX2 Serial Input Data Speed	MachXO2-0400, MachXO2-1200/U and larger devices,		280	_	234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency	bottom side only <sup>11</sup>		140		117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency			70		59	_	49	MHz
	4 Inputs with Clock and Data A	ligned at Pin Using PC	LK Pin	for Cloc	k Input -	GDDRX	4_RX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DVA</sub>	Input Data Valid After ECLK		_	0.307		0.316	_	0.326	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.662		0.650		0.649	_	UI
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U and larger devices,	—	420	_	352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only <sup>11</sup>	_	210		176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency		<u> </u>	53	_	44	—	37	MHz
JULIN		I	1				I		



			_	3	_	2	_	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR4	Inputs with Clock and Data Cer	ntered at Pin Using PC	LK Pin fo	or Clock	Input –	GDDRX4	RX.EC	LK.Cent	tered <sup>9, 12</sup>
t <sub>SU</sub>	Input Data Setup Before ECLK		0.434	—	0.535	_	0.630	—	ns
t <sub>HO</sub>	Input Data Hold After ECLK	MachXO2-640U,	0.385	—	0.395	—	0.463	—	ns
f <sub>DATA</sub>	DDRX4 Serial Input Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352		292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency	bottom side only <sup>11</sup>	—	210	—	176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53		44		37	MHz
	uts – GDDR71_RX.ECLK.7.1 <sup>9, 12</sup>	2							
t <sub>DVA</sub>	Input Data Valid After ECLK		—	0.307		0.316		0.326	UI
t <sub>DVE</sub>	Input Data Hold After ECLK		0.662		0.650		0.649		UI
f <sub>DATA</sub>	DDR71 Serial Input Data Speed	MachXO2-640U, MachXO2-1200/U	_	420	_	352		292	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	and larger devices,	—	210	—	176	—	146	MHz
f <sub>CLKIN</sub>	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)	bottom side only <sup>11</sup>	_	60	_	50	_	42	MHz
Generic DDR	Outputs with Clock and Data A	ligned at Pin Using PC	LK Pin f	or Clock	k Input –	GDDRX	1_TX.S	CLK.Aliç	<b>jned</b> <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		—	0.850	—	0.910	_	0.970	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	All MachXO2 devices, all sides	_	0.850	_	0.910		0.970	ns
f <sub>DATA</sub>	DDRX1 Output Data Speed		—	140	—	116	_	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK frequency		—	70	—	58	_	49	MHz
	Outputs with Clock and Data Ce	ntered at Pin Using PC	LK Pin f	or Clock	Input –	GDDRX	1_TX.SC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		2.720	_	3.380		4.140		ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	All MachXO2	2.720		3.380		4.140		ns
f <sub>DATA</sub>	DDRX1 Output Data Speed	devices, all sides	—	140	—	116	—	98	Mbps
f <sub>DDRX1</sub>	DDRX1 SCLK Frequency (minimum limited by PLL)		_	70	_	58	_	49	MHz
Generic DDRX	(2 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X2_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output			0.270		0.300		0.330	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U and larger devices, top side only	_	0.270	_	0.300		0.330	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed		_	280	_	234		194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK frequency		_	140	—	117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		—	70	—	59	—	49	MHz



			_	-3	_	2	_	-1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR	2 Outputs with Clock and Data C	Centered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	2_TX.EC	CLK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.445	_	1.760	_	2.140	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	1.445	_	1.760	_	2.140	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only	_	280		234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)		_	140		117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency			70	_	59	—	49	MHz
Generic DDR	X4 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X4_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output	MachXO2-640U, MachXO2-1200/U and larger devices, top side only	_	0.270	_	0.300	_	0.330	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output		_	0.270		0.300	_	0.330	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed		_	420		352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency			210	_	176		146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53		44	—	37	MHz
Generic DDR	4 Outputs with Clock and Data C	entered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	4_TX.EC	LK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.873	_	1.067	_	1.319	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	0.873		1.067	_	1.319	_	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only	_	420		352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)		_	210		176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency			53	_	44	—	37	MHz
7:1 LVDS Out	tputs – GDDR71_TX.ECLK.7:1 <sup>s</sup>	, 12							
t <sub>DIB</sub>	Output Data Invalid Before CLK Output		_	0.240	_	0.270	_	0.300	ns
t <sub>DIA</sub>	Output Data Invalid After CLK Output	MachXO2-640U,	_	0.240		0.270	_	0.300	ns
f <sub>DATA</sub>	DDR71 Serial Output Data Speed	MachXO2-0400, MachXO2-1200/U and larger devices, top side only.	_	420	_	352	_	292	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency			210	_	176		146	MHz
fclkout	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	60	_	50	_	42	MHz



# MachXO2 Family Data Sheet Pinout Information

March 2017

Data Sheet DS1035

### **Signal Descriptions**

Signal Name	I/O	Descriptions
General Purpose		
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
		[A/B/C/D] indicates the PIO within the group to which the pad is connected.
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.
		During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up, pull-down or buskeeper resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled. Some pins, such as PROGRAMN and JTAG pins, default to tri-stated I/Os with pull-up resistors enabled when the device is erased.
NC	_	No connect.
GND		GND – Ground. Dedicated pins. It is recommended that all GNDs are tied together. For QFN 48 package, the exposed die pad is the device ground.
VCC		$V_{CC}$ – The power supply pins for core logic. Dedicated pins. It is recommended that all VCCs are tied to the same supply.
VCCIOx		VCCIO – The power supply pins for I/O Bank x. Dedicated pins. It is recommended that all VCCIOs located in the same bank are tied to the same supply.
PLL and Clock Function	ons (Us	ed as user-programmable I/O pins when not used for PLL or clock pins)
[LOC]_GPLL[T, C]_IN	_	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
[LOC]_GPLL[T, C]_FB		Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
PCLK [n]_[2:0]		Primary Clock pads. One to three clock pads per side.
Test and Programming	g (Dual 1	function pins used for test access port and during sysCONFIG™)
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.
ТСК	I	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	Ι	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	0	Output pin – Test Data output pin used to shift data out of the device using 1149.1.
		Optionally controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O, then:
JTAGENB	I	If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.
		If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.
		For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.
Configuration (Dual fu	nction p	ins used during sysCONFIG)
PROGRAMN	Ι	Initiates configuration sequence when asserted low. During configuration, or when reserved as PROGRAMN in user mode, this pin always has an active pull-up.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **For Further Information**

For further information regarding logic signal connections for various packages please refer to the MachXO2 Device Pinout Files.

### **Thermal Management**

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Users must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

#### For Further Information

For further information regarding Thermal Management, refer to the following:

- Thermal Management document
- TN1198, Power Estimation and Management for MachXO2 Devices
- The Power Calculator tool is included with the Lattice design tools, or as a standalone download from www.latticesemi.com/software



### Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-256ZE-1SG32C	256	1.2 V	-1	Halogen-Free QFN	32	COM
LCMXO2-256ZE-2SG32C	256	1.2 V	-2	Halogen-Free QFN	32	COM
LCMXO2-256ZE-3SG32C	256	1.2 V	-3	Halogen-Free QFN	32	COM
LCMXO2-256ZE-1UMG64C	256	1.2 V	-1	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-2UMG64C	256	1.2 V	-2	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-3UMG64C	256	1.2 V	-3	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-1TG100C	256	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-2TG100C	256	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-3TG100C	256	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-1MG132C	256	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-2MG132C	256	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-3MG132C	256	1.2 V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-640ZE-1TG100C	640	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-2TG100C	640	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-3TG100C	640	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-1MG132C	640	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-2MG132C	640	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-3MG132C	640	1.2 V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Leads	Temp.
LCMXO2-1200ZE-1SG32C	1280	1.2 V	-1	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-2SG32C	1280	1.2 V	-2	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-3SG32C	1280	1.2 V	-3	Halogen-Free QFN	32	COM
LCMXO2-1200ZE-1TG100C	1280	1.2 V	-1	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-2TG100C	1280	1.2 V	-2	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-3TG100C	1280	1.2 V	-3	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-1MG132C	1280	1.2 V	-1	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-2MG132C	1280	1.2 V	-2	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-3MG132C	1280	1.2 V	-3	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-1TG144C	1280	1.2 V	-1	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-2TG144C	1280	1.2 V	-2	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-3TG144C	1280	1.2 V	-3	Halogen-Free TQFP	144	COM