# E · ) Chartice Semiconductor Corporation - <u>LCMXO2-2000UHE-5FG484I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	264
Number of Logic Elements/Cells	2112
Total RAM Bits	94208
Number of I/O	278
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-2000uhe-5fg484i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)



#### Right Edge

The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In addition to the modes described above, the input register block on the right edge also supports DDR memory mode.

In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and DDRCLKPOL signals are generated in the DQS read-write block.

Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)





### Figure 2-17. Output Gearbox



More information on the output gearbox is available in TN1203, Implementing High-Speed Interfaces with MachXO2 Devices.



### Hot Socketing

The MachXO2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO2 ideal for many multiple power supply and hot-swap applications.

## **On-chip Oscillator**

Every MachXO2 device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

- 1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
- 2. During configuration, users select a different master clock frequency.
- 3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
- 4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-14 lists all the available MCLK frequencies.

Table 2-14. Available MCLK Frequencies

MCLK (MHz, Nominal)	MCLK (MHz, Nominal)	MCLK (MHz, Nominal)
2.08 (default)	9.17	33.25
2.46	10.23	38
3.17	13.3	44.33
4.29	14.78	53.2
5.54	20.46	66.5
7	26.6	88.67
8.31	29.56	133

### Embedded Hardened IP Functions and User Flash Memory

All MachXO2 devices provide embedded hardened functions such as SPI, I<sup>2</sup>C and Timer/Counter. MachXO2-640/U and higher density devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-20.



## **Configuration and Testing**

This section describes the configuration and testing features of the MachXO2 family.

### IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V<sub>CCIO</sub> Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, see AN8066, Boundary Scan Testability with Lattice sysIO Capability and TN1087, Minimizing System Interruption During Configuration Using TransFR Technology.

### **Device Configuration**

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial configuration through I<sup>2</sup>C or SPI. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

- 1. Internal Flash Download
- 2. JTAG
- 3. Standard Serial Peripheral Interface (Master SPI mode) interface to boot PROM memory
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Standard I<sup>2</sup>C Interface to system microprocessor

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are not required for configuration. See TN1204, MachXO2 Programming and Configuration Usage Guide for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory, there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip Flash memory. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.

#### TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a simple push-button solution. For more details refer to TN1087, Minimizing System Interruption During Configuration Using TransFR Technology for details.



# Power-On-Reset Voltage Levels<sup>1, 2, 3, 4, 5</sup>

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>PORUP</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring $V_{CCINT}$ and $V_{CCIO0})$	0.9	_	1.06	V
V <sub>PORUPEXT</sub>	Power-On-Reset ramp up trip point (band gap based circuit monitoring external $V_{CC}$ power supply)	1.5	_	2.1	V
V <sub>PORDNBG</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $V_{CCINT})$	0.75	_	0.93	V
V <sub>PORDNBGEXT</sub>	Power-On-Reset ramp down trip point (band gap based circuit monitoring $\mathrm{V}_{\mathrm{CC}}$ )	0.98	_	1.33	V
V <sub>PORDNSRAM</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{\mbox{CCINT}}$ )	-	0.6	_	V
V <sub>PORDNSRAMEXT</sub>	Power-On-Reset ramp down trip point (SRAM based circuit monitoring $V_{CC}$ )	_	0.96	—	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

2. For devices without voltage regulators V<sub>CCINT</sub> is the same as the V<sub>CC</sub> supply voltage. For devices with voltage regulators, V<sub>CCINT</sub> is regulated from the V<sub>CC</sub> supply voltage.

3. Note that V<sub>PORUP</sub> (min.) and V<sub>PORDNBG</sub> (max.) are in different process corners. For any given process corner V<sub>PORDNBG</sub> (max.) is always 12.0 mV below V<sub>PORUP</sub> (min.).

4. V<sub>PORUPEXT</sub> is for HC devices only. In these devices a separate POR circuit monitors the external V<sub>CC</sub> power supply.

5. V<sub>CCIO0</sub> does not have a Power-On-Reset ramp down trip point. V<sub>CCIO0</sub> must remain within the Recommended Operating Conditions to ensure proper operation.

## **Programming/Erase Specifications**

Symbol	Parameter	Min.	Max. <sup>1</sup>	Units	
	Flash Programming cycles per t <sub>RETENTION</sub>	—	10,000	Cycles	
PROGCYC	Flash functional programming cycles	—	100,000	Cycles	
+	Data retention at 100 °C junction temperature	10	) — 🙀		
RETENTION	Data retention at 85 °C junction temperature	20	—	leais	

1. Maximum Flash memory reads are limited to 7.5E13 cycles over the lifetime of the product.

### Hot Socketing Specifications<sup>1, 2, 3</sup>

$I_{DK}$ Input or I/O leakage Current $0 < V_{IN} < V_{IH}$ (MAX) +/-1000 $\mu$ A	Symbol	Parameter	Condition	Max.	Units	
	I <sub>DK</sub>	Input or I/O leakage Current	$0 < V_{IN} < V_{IH}$ (MAX)	+/-1000	μΑ	

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCIO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCIO}$ .

2.  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCIO} < V_{CCIO}$  (MAX).

3. I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub> or I<sub>BH</sub>.

### **ESD** Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD performance.



### BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

### Figure 3-2. BLVDS Multi-point Output Example



#### Table 3-2. BLVDS DC Conditions<sup>1</sup>

Over Recommended	Operating	Conditions
	operating	oonantions

		Noi		
Symbol	Description	Zo = 45	Zo = 90	Units
Z <sub>OUT</sub>	Output impedance	20	20	Ohms
R <sub>S</sub>	Driver series resistance	80	80	Ohms
R <sub>TLEFT</sub>	Left end termination	45	90	Ohms
R <sub>TRIGHT</sub>	Right end termination	45	90	Ohms
V <sub>OH</sub>	Output high voltage	1.376	1.480	V
V <sub>OL</sub>	Output low voltage	1.124	1.020	V
V <sub>OD</sub>	Output differential voltage	0.253	0.459	V
V <sub>CM</sub>	Output common mode voltage	1.250	1.250	V
I <sub>DC</sub>	DC output current	11.236	10.204	mA

1. For input buffer, see LVDS table.



### LVPECL

The MachXO2 family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

#### Figure 3-3. Differential LVPECL



#### Table 3-3. LVPECL DC Conditions<sup>1</sup>

Symbol	Symbol Description		Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	93	Ohms
R <sub>P</sub>	Driver parallel resistor	196	Ohms
R <sub>T</sub>	Receiver termination	100	Ohms
V <sub>OH</sub>	Output high voltage	2.05	V
V <sub>OL</sub>	Output low voltage	1.25	V
V <sub>OD</sub>	Output differential voltage	0.80	V
V <sub>CM</sub>	Output common mode voltage	1.65	V
Z <sub>BACK</sub>	Back impedance	100.5	Ohms
I <sub>DC</sub>	DC output current	12.11	mA

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



### RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions

Parameter	Parameter Description		Units
Z <sub>OUT</sub>	Output impedance	20	Ohms
R <sub>S</sub>	Driver series resistor	294	Ohms
R <sub>P</sub>	Driver parallel resistor	121	Ohms
R <sub>T</sub> Receiver termination		100	Ohms
V <sub>OH</sub>	V <sub>OH</sub> Output high voltage		V
V <sub>OL</sub>	Output low voltage	1.15	V
V <sub>OD</sub>	Output differential voltage	0.20	V
V <sub>CM</sub>	Output common mode voltage	1.25	V
Z <sub>BACK</sub>	CK Back impedance		Ohms
I <sub>DC</sub>	DC DC output current		mA



# MachXO2 External Switching Characteristics – HC/HE Devices<sup>1, 2, 3, 4, 5, 6, 7</sup>

			-	-6	-	-5	-	4	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Clocks	•			1	1				1
Primary Clo	ocks								
f <sub>MAX_PRI</sub> <sup>8</sup>	Frequency for Primary Clock Tree	All MachXO2 devices	_	388	_	323	_	269	MHz
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	All MachXO2 devices	0.5	_	0.6	_	0.7		ns
		MachXO2-256HC-HE	—	912		939	—	975	ps
		MachXO2-640HC-HE	_	844	—	871	—	908	ps
	Primary Clock Skew Within a	MachXO2-1200HC-HE	_	868	—	902	—	951	ps
<sup>I</sup> SKEW_PRI	Device	MachXO2-2000HC-HE	_	867	—	897	—	941	ps
		MachXO2-4000HC-HE	_	865	—	892	—	931	ps
		MachXO2-7000HC-HE	_	902	—	942	—	989	ps
Edge Clock									
f <sub>MAX_EDGE</sub> <sup>8</sup>	Frequency for Edge Clock	MachXO2-1200 and larger devices	_	400	_	333	_	278	MHz
Pin-LUT-Pin	Propagation Delay								
t <sub>PD</sub>	Best case propagation delay through one LUT-4	All MachXO2 devices	_	6.72	_	6.96		7.24	ns
General I/O	Pin Parameters (Using Primar	y Clock without PLL)		1	1			1	1
		MachXO2-256HC-HE	_	7.13		7.30	_	7.57	ns
		MachXO2-640HC-HE	_	7.15		7.30	—	7.57	ns
	Clock to Output – PIO Output	MachXO2-1200HC-HE	_	7.44		7.64	—	7.94	ns
<sup>I</sup> CO	Register	MachXO2-2000HC-HE	_	7.46	—	7.66	—	7.96	ns
		MachXO2-4000HC-HE	_	7.51		7.71	—	8.01	ns
		MachXO2-7000HC-HE	_	7.54	—	7.75	—	8.06	ns
		MachXO2-256HC-HE	-0.06	—	-0.06	—	-0.06	—	ns
		MachXO2-640HC-HE	-0.06	—	-0.06	-	-0.06	—	ns
+	Clock to Data Setup – PIO	MachXO2-1200HC-HE	-0.17	—	-0.17	—	-0.17	—	ns
ISU	Input Register	MachXO2-2000HC-HE	-0.20	—	-0.20	—	-0.20	—	ns
		MachXO2-4000HC-HE	-0.23	—	-0.23	-	-0.23	—	ns
		MachXO2-7000HC-HE	-0.23	—	-0.23	—	-0.23	—	ns
		MachXO2-256HC-HE	1.75	—	1.95	—	2.16	—	ns
		MachXO2-640HC-HE	1.75	—	1.95	—	2.16	—	ns
+	Clock to Data Hold - PIO Input	MachXO2-1200HC-HE	1.88	—	2.12	—	2.36	—	ns
Ч	Register	MachXO2-2000HC-HE	1.89		2.13	—	2.37	—	ns
		MachXO2-4000HC-HE	1.94		2.18	—	2.43	—	ns
		MachXO2-7000HC-HE	1.98		2.23	_	2.49		ns

**Over Recommended Operating Conditions** 



			-	-3	-	2	-	1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
Generic DDR	(2 Outputs with Clock and Data C	Centered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	2_TX.EC	CLK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		1.445	_	1.760	_	2.140	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	1.445	_	1.760	_	2.140	_	ns
f <sub>DATA</sub>	DDRX2 Serial Output Data Speed	MachXO2-1200/U and larger devices, top side only	_	280	_	234	_	194	Mbps
f <sub>DDRX2</sub>	DDRX2 ECLK Frequency (minimum limited by PLL)			140	_	117	_	97	MHz
f <sub>SCLK</sub>	SCLK Frequency		—	70	—	59	_	49	MHz
Generic DDR	X4 Outputs with Clock and Data	Aligned at Pin Using P	CLK Pin	for Cloc	k Input	- GDDR	X4_TX.E	CLK.Ali	gned <sup>9, 12</sup>
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.270	_	0.300	_	0.330	ns
t <sub>DIB</sub>	Output Data Invalid Before CLK Output	MachXO2-640U, MachXO2-1200/U	_	0.270	_	0.300	_	0.330	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	and larger devices, top side only	_	420	_	352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency		_	210	—	176	—	146	MHz
f <sub>SCLK</sub>	SCLK Frequency	-	_	53		44		37	MHz
Generic DDR	(4 Outputs with Clock and Data (	Centered at Pin Using P	CLK Pin	for Cloc	k Input –	GDDRX	4_TX.EC	CLK.Cen	tered <sup>9, 12</sup>
t <sub>DVB</sub>	Output Data Valid Before CLK Output		0.873	_	1.067	_	1.319	_	ns
t <sub>DVA</sub>	Output Data Valid After CLK Output	MachXO2-640U,	0.873	_	1.067	_	1.319	_	ns
f <sub>DATA</sub>	DDRX4 Serial Output Data Speed	and larger devices,	_	420	_	352	_	292	Mbps
f <sub>DDRX4</sub>	DDRX4 ECLK Frequency (minimum limited by PLL)		_	210	_	176	_	146	MHz
f <sub>SCLK</sub>	SCLK Frequency		—	53	—	44	_	37	MHz
7:1 LVDS Ou	tputs – GDDR71_TX.ECLK.7:1	9, 12							
t <sub>DIB</sub>	Output Data Invalid Before CLK Output		_	0.240	—	0.270	_	0.300	ns
t <sub>DIA</sub>	Output Data Invalid After CLK Output		_	0.240	_	0.270	_	0.300	ns
f <sub>DATA</sub>	DDR71 Serial Output Data Speed	MachXO2-1200/U and larger devices,	_	420	_	352	_	292	Mbps
f <sub>DDR71</sub>	DDR71 ECLK Frequency	top side only.	—	210	—	176	—	146	MHz
fclkout	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)		_	60	_	50	_	42	MHz



			_	-3	-	2	_	-1	
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
LPDDR <sup>9, 12</sup>			1						
t <sub>DVADQ</sub>	Input Data Valid After DQS Input			0.349	_	0.381	_	0.396	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input		0.665	_	0.630		0.613	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U	0.25	_	0.25		0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	and larger devices, right side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM LPDDR Serial Data Speed		_	120	_	110	_	96	Mbps
f <sub>SCLK</sub>	SCLK Frequency		—	60		55		48	MHz
f <sub>LPDDR</sub>	LPDDR Data Transfer Rate		0	120	0	110	0	96	Mbps
DDR <sup>9, 12</sup>	•	•							
t <sub>DVADQ</sub>	Input Data Valid After DQS Input			0.347	_	0.374	_	0.393	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input	-	0.665	_	0.637		0.616	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U	0.25	_	0.25		0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	right side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM DDR Serial Data Speed			140	_	116		98	Mbps
f <sub>SCLK</sub>	SCLK Frequency			70		58	—	49	MHz
f <sub>MEM DDR</sub>	MEM DDR Data Transfer Rate		N/A	140	N/A	116	N/A	98	Mbps
DDR2 <sup>9, 12</sup>		ı	1	1	1		1	1	
t <sub>DVADQ</sub>	Input Data Valid After DQS Input		_	0.372	_	0.394	_	0.410	UI
t <sub>DVEDQ</sub>	Input Data Hold After DQS Input		0.690	_	0.658	_	0.618	_	UI
t <sub>DQVBS</sub>	Output Data Invalid Before DQS Output	MachXO2-1200/U	0.25	_	0.25	_	0.25	_	UI
t <sub>DQVAS</sub>	Output Data Invalid After DQS Output	and larger devices, right side only. <sup>13</sup>	0.25	_	0.25	_	0.25	_	UI
f <sub>DATA</sub>	MEM DDR Serial Data Speed	1	—	140	—	116		98	Mbps
f <sub>SCLK</sub>	SCLK Frequency	1	<u> </u>	70	—	58		49	MHz
f <sub>MEM_DDR2</sub>	MEM DDR2 Data Transfer Rate		N/A	140	N/A	116	N/A	98	Mbps

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0 pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.

5. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

6. For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .

7. The  $t_{SU_{DEL}}$  and  $t_{H_{DEL}}$  values use the SCLK\_ZERHOLD default step size. Each step is 167 ps (-3), 182 ps (-2), 195 ps (-1).

8. This number for general purpose usage. Duty cycle tolerance is +/-10%.

9. Duty cycle is +/-5% for system usage.

10. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

11. High-speed DDR and LVDS not supported in SG32 (32-Pin QFN) packages.

12. Advance information for MachXO2 devices in 48 QFN packages.

13. DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.







#### Figure 3-6. Receiver RX.CLK.Centered Waveforms



#### Figure 3-7. Transmitter TX.CLK.Aligned Waveforms



Figure 3-8. Transmitter TX.CLK.Centered and MEM DDR Output Waveforms





# sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)		7	400	MHz
fout	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)	Clock Frequency (CLKOP, CLKOS, 2)			
f <sub>OUT2</sub>	Output Frequency (CLKOS3 cascaded from CLKOS2)		0.0122	400	MHz
f <sub>VCO</sub>	PLL VCO Frequency		200	800	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		7	400	MHz
AC Characteri	stics				
t <sub>DT</sub>	Output Clock Duty Cycle	Without duty trim selected <sup>3</sup>	45	55	%
t <sub>DT_TRIM</sub> <sup>7</sup>	Edge Duty Trim Accuracy		-75	75	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy		-6	6	%
	Output Clock Poriod Littor	f <sub>OUT</sub> > 100 MHz	—	150	ps p-p
		f <sub>OUT</sub> < 100 MHz	—	0.007	UIPP
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> > 100 MHz	—	180	ps p-p
		f <sub>OUT</sub> < 100 MHz	—	0.009	UIPP
+ 1.8	Output Clock Phase Jitter	f <sub>PFD</sub> > 100 MHz	—	160	ps p-p
<sup>L</sup> OPJIT		f <sub>PFD</sub> < 100 MHz	—	0.011	UIPP
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> > 100 MHz	—	230	ps p-p
		f <sub>OUT</sub> < 100 MHz	—	0.12	UIPP
	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> > 100 MHz	—	230	ps p-p
	(Fractional-N)	f <sub>OUT</sub> < 100 MHz	—	0.12	UIPP
t <sub>SPO</sub>	Static Phase Offset	Divider ratio = integer	-120	120	ps
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10% <sup>3</sup>	0.9	_	ns
tLOCK <sup>2, 5</sup>	PLL Lock-in Time		—	15	ms
t <sub>UNLOCK</sub>	PLL Unlock Time		—	50	ns
+ 6	Input Clock Poriod litter	f <sub>PFD</sub> ≥ 20 MHz	—	1,000	ps p-p
ЧРЈІТ		f <sub>PFD</sub> < 20 MHz	—	0.02	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	ns
t <sub>STABLE</sub> ⁵	STANDBY High to PLL Stable		—	15	ms
t <sub>RST</sub>	RST/RESETM Pulse Width		1	—	ns
t <sub>RSTREC</sub>	RST Recovery Time		1	—	ns
t <sub>RST_DIV</sub>	RESETC/D Pulse Width		10	—	ns
t <sub>RSTREC_DIV</sub>	RESETC/D Recovery Time		1	—	ns
t <sub>ROTATE-SETUP</sub>	PHASESTEP Setup Time		10		ns

### **Over Recommended Operating Conditions**



## MachXO2 Oscillator Output Frequency

Symbol	Parameter	Min.	Тур.	Max	Units
f	Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)		133	140.315	MHz
MAX	Oscillator Output Frequency (Industrial Grade Devices, -40 °C to 100 °C)	124.355	133	141.645	MHz
t <sub>DT</sub>	Output Clock Duty Cycle	43	50	57	%
t <sub>OPJIT</sub> 1	Output Clock Period Jitter	0.01	0.012	0.02	UIPP
t <sub>STABLEOSC</sub>	STDBY Low to Oscillator Stable	0.01	0.05	0.1	μs

1. Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

# MachXO2 Standby Mode Timing – HC/HE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_	—	9	ns
tpwrup		LCMXO2-256		—		μs
		LCMXO2-640		—		μs
		LCMXO2-640U		—		μs
	USERSTDBY Low to Power Up	LCMXO2-1200	20	—	50	μs
		LCMXO2-1200U		—		μs
		LCMXO2-2000		—		μs
		LCMXO2-2000U		—		μs
		LCMXO2-4000		—		μs
		LCMXO2-7000		—		μs
t <sub>WSTDBY</sub>	USERSTDBY Pulse Width	All	18	_	—	ns



### MachXO2 Standby Mode Timing – ZE Devices

Symbol	Parameter	Device	Min.	Тур.	Max	Units
t <sub>PWRDN</sub>	USERSTDBY High to Stop	All	_		13	ns
t <sub>PWRUP</sub>		LCMXO2-256		_		μs
	USERSTDBY Low to Power Up	LCMXO2-640		_		μs
		LCMXO2-1200	20	_	50	μs
		LCMXO2-2000		_		μs
		LCMXO2-4000		_		μs
		LCMXO2-7000		_		μs
t <sub>WSTDBY</sub>	USERSTDBY Pulse Width	All	19	_	_	ns
t <sub>BNDGAPSTBL</sub>	USERSTDBY High to Bandgap Stable	All			15	ns











	MachXO2-1200					MachXO2-1200U
	100 TQFP	132 csBGA	144 TQFP	25 WLCSP	32 QFN <sup>1</sup>	256 ftBGA
General Purpose I/O per Bank						
Bank 0	18	25	27	11	9	50
Bank 1	21	26	26	0	2	52
Bank 2	20	28	28	7	9	52
Bank 3	20	25	26	0	2	16
Bank 4	0	0	0	0	0	16
Bank 5	0	0	0	0	0	20
Total General Purpose Single Ended I/O	79	104	107	18	22	206
Differential I/O per Bank						
Bank 0	9	13	14	5	4	25
Bank 1	10	13	13	0	1	26
Bank 2	10	14	14	2	4	26
Bank 3	10	12	13	0	1	8
Bank 4	0	0	0	0	0	8
Bank 5	0	0	0	0	0	10
Total General Purpose Differential I/O	39	52	54	7	10	103
Dual Function I/O	31	33	33	18	22	33
High-speed Differential I/O						1
Bank 0	4	7	7	0	0	14
Gearboxes						1
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	4	7	7	0	0	14
Number of 7:1 or 8:1 Input Gearbox Avail- able (Bank 2)	5	7	7	0	2	14
DQS Groups						
Bank 1	1	2	2	0	0	2
VCCIO Pins	1	1				1
Bank 0	2	3	3	1	2	4
Bank 1	2	3	3	0	1	4
Bank 2	2	3	3	1	2	4
Bank 3	3	3	3	0	1	1
Bank 4	0	0	0	0	0	2
Bank 5	0	0	0	0	0	1
	1	1				1
VCC	2	4	4	2	2	8
GND	8	10	12	2	2	24
NC	1	1	8	0	0	1
Reserved for Configuration	1	1	1	1	1	1
Total Count of Bonded Pins	100	132	144	25	32	256

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



	MachXO2-2000					MachXO2-2000U	
	49 WLCSP	100 TQFP	132 csBGA	144 TQFP	256 caBGA	256 ftBGA	484 ftBGA
General Purpose I/O per Bank			1				
Bank 0	19	18	25	27	50	50	70
Bank 1	0	21	26	28	52	52	68
Bank 2	13	20	28	28	52	52	72
Bank 3	0	6	7	8	16	16	24
Bank 4	0	6	8	10	16	16	16
Bank 5	6	8	10	10	20	20	28
Total General Purpose Single-Ended I/O	38	79	104	111	206	206	278
Differential I/O per Bank							
Bank 0	7	9	13	14	25	25	35
Bank 1	0	10	13	14	26	26	34
Bank 2	6	10	14	14	26	26	36
Bank 3	0	3	3	4	8	8	12
Bank 4	0	3	4	5	8	8	8
Bank 5	3	4	5	5	10	10	14
Total General Purpose Differential I/O	16	39	52	56	103	103	139
	-		_				
Dual Function I/O	24	31	33	33	33	33	37
High-speed Differential I/O	•	•	•			•	
Bank 0	5	4	8	9	14	14	18
Gearboxes						•	
Number of 7:1 or 8:1 Output Gearbox Available (Bank 0)	5	4	8	9	14	14	18
Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)	6	10	14	14	14	14	18
DQS Groups			1				
Bank 1	0	1	2	2	2	2	2
VCCIO Pins							
Bank 0	2	2	3	3	4	4	10
Bank 1	0	2	3	3	4	4	10
Bank 2	1	2	3	3	4	4	10
Bank 3	0	1	1	1	1	1	3
Bank 4	0	1	1	1	2	2	4
Bank 5	1	1	1	1	1	1	3
VCC	2	2	4	4	8	8	12
GND	4	8	10	12	24	24	48
NC	0	1	1	4	1	1	105
Reserved for Configuration	1	1	1	1	v	1	1
Total Count of Bonded Pins	39	100	132	144	256	256	484



# MachXO2 Family Data Sheet Supplemental Information

#### April 2012

Data Sheet DS1035

### **For Further Information**

A variety of technical notes for the MachXO2 family are available on the Lattice web site.

- TN1198, Power Estimation and Management for MachXO2 Devices
- TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide
- TN1201, Memory Usage Guide for MachXO2 Devices
- TN1202, MachXO2 sysIO Usage Guide
- TN1203, Implementing High-Speed Interfaces with MachXO2 Devices
- TN1204, MachXO2 Programming and Configuration Usage Guide
- TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices
- TN1206, MachXO2 SRAM CRC Error Detection Usage Guide
- TN1207, Using TraceID in MachXO2 Devices
- TN1074, PCB Layout Recommendations for BGA Packages
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- AN8086, Designing for Migration from MachXO2-1200-R1 to Standard (non-R1) Devices
- AN8066, Boundary Scan Testability with Lattice sysIO Capability
- MachXO2 Device Pinout Files
- Thermal Management document
- · Lattice design tools

For further information on interface standards, refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS, LVDS, DDR, DDR2, LPDDR): www.jedec.org
- PCI: www.pcisig.com

<sup>© 2012</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# MachXO2 Family Data Sheet Revision History

March 2017

Data Sheet DS1035

Date	Version	Section	Change Summary
March 2017	3.3	DC and Switching Characteristics	Updated the Absolute Maximum Ratings section. Added standards.
			Updated the sysIO Recommended Operating Conditions section. Added standards.
			Updated the sysIO Single-Ended DC Electrical Characteristics sec- tion. Added standards.
			Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the $D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter descriptions were also modified.
			Updated the MachXO2 External Switching Characteristics – ZE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the $D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter descriptions were also modified.
			Updated the sysCONFIG Port Timing Specifications section. Corrected the $t_{\text{INITL}}$ units from ns to $\mu$ s.
		Pinout Information	Updated the Signal Descriptions section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals.
			Updated the Pinout Information Summary section. Added footnote to MachXO2-1200 32 QFN.
		Ordering Information	Updated the MachXO2 Part Number Description section. Corrected the MG184, BG256, FTG256 package information. Added "(0.8 mm Pitch)" to BG332.
			Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section. — Updated LCMXO2-1200ZE-1UWG25ITR50 footnote. — Corrected footnote numbering typo. — Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2- 2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Date	Version	Section	Change Summary
May 2011	01.3	Multiple	Replaced "SED" with "SRAM CRC Error Detection" throughout the document.
		DC and Switching Characteristics	Added footnote 1 to Program Erase Specifications table.
		Pinout Information	Updated Pin Information Summary tables.
			Signal name SO/SISPISO changed to SO/SPISO in the Signal Descriptions table.
April 2011	01.2	—	Data sheet status changed from Advance to Preliminary.
		Introduction	Updated MachXO2 Family Selection Guide table.
		Architecture	Updated Supported Input Standards table.
			Updated sysMEM Memory Primitives diagram.
			Added differential SSTL and HSTL IO standards.
		DC and Switching Characteristics	Updates following parameters: POR voltage levels, DC electrical characteristics, static supply current for ZE/HE/HC devices, static power consumption contribution of different components – ZE devices, programming and erase Flash supply current.
			Added VREF specifications to sysIO recommended operating condi- tions.
			Updating timing information based on characterization.
			Added differential SSTL and HSTL IO standards.
		Ordering Information	Added Ordering Part Numbers for R1 devices, and devices in WLCSP packages.
			Added R1 device specifications.
January 2011	01.1	All	Included ultra-high I/O devices.
		DC and Switching Characteristics	Recommended Operating Conditions table – Added footnote 3.
			DC Electrical Characteristics table – Updated data for $\rm I_{IL},  I_{IH},  V_{HYST}$ typical values updated.
			Generic DDRX2 Outputs with Clock and Data Aligned at Pin (GDDRX2_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for $T_{DIA}$ and $T_{DIB}$ .
			Generic DDRX4 Outputs with Clock and Data Aligned at Pin (GDDRX4_TX.ECLK.Aligned) Using PCLK Pin for Clock Input tables – Updated data for T <sub>DIA</sub> and T <sub>DIB.</sub>
			Power-On-Reset Voltage Levels table - clarified note 3.
			Clarified VCCIO related recommended operating conditions specifications.
			Added power supply ramp rate requirements.
			Added Power Supply Ramp Rates table.
			Updated Programming/Erase Specifications table.
			Removed references to V <sub>CCP.</sub>
		Pinout Information	Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.
			Removed references to V <sub>CCP.</sub>
November 2010	01.0	_	Initial release.