

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 540  |
| Number of Logic Elements/Cells | 4320   |
| Total RAM Bits                 | 94208  |
| Number of I/O                  | 104  |
| Number of Gates                | -  |
| Voltage - Supply               | 2.375V ~ 3.465V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 132-LFBGA, CSPBGA  |
| Supplier Device Package        | 132-CSPBGA (8x8)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000hc-4mg132i |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Table 2-4. PLL Signal Descriptions (Continued)

| Port Name     | I/O | Description  |
|---------------|-----|--|
| CLKOP         | 0   | Primary PLL output clock (with phase shift adjustment)   |
| CLKOS         | 0   | Secondary PLL output clock (with phase shift adjust)   |
| CLKOS2        | 0   | Secondary PLL output clock2 (with phase shift adjust)  |
| CLKOS3        | 0   | Secondary PLL output clock3 (with phase shift adjust)  |
| LOCK          | 0   | PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feed-<br>back signals. |
| DPHSRC        | 0   | Dynamic Phase source – ports or WISHBONE is active   |
| STDBY         | I   | Standby signal to power down the PLL   |
| RST           | I   | PLL reset without resetting the M-divider. Active high reset.  |
| RESETM        | I   | PLL reset - includes resetting the M-divider. Active high reset.                                       |
| RESETC        | I   | Reset for CLKOS2 output divider only. Active high reset.   |
| RESETD        | I   | Reset for CLKOS3 output divider only. Active high reset.   |
| ENCLKOP       | I   | Enable PLL output CLKOP  |
| ENCLKOS       | I   | Enable PLL output CLKOS when port is active  |
| ENCLKOS2      | I   | Enable PLL output CLKOS2 when port is active   |
| ENCLKOS3      | I   | Enable PLL output CLKOS3 when port is active   |
| PLLCLK        | I   | PLL data bus clock input signal  |
| PLLRST        | I   | PLL data bus reset. This resets only the data bus not any register values.                             |
| PLLSTB        | I   | PLL data bus strobe signal   |
| PLLWE         | I   | PLL data bus write enable signal   |
| PLLADDR [4:0] | I   | PLL data bus address   |
| PLLDATI [7:0] | I   | PLL data bus data input  |
| PLLDATO [7:0] | 0   | PLL data bus data output   |
| PLLACK        | 0   | PLL data bus acknowledge signal  |

## sysMEM Embedded Block RAM Memory

The MachXO2-640/U and larger devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.



## Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.



### PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

| Table 2-8. | ΡΙΟ | Signal | List |
|------------|-----|--------|------|
|------------|-----|--------|------|

| Pin Name               | I/О Туре | Description   |
|------------------------|----------|---|
| CE                     | Input    | Clock Enable  |
| D                      | Input    | Pin input from sysIO buffer.                        |
| INDD                   | Output   | Register bypassed input.                            |
| INCK                   | Output   | Clock input   |
| Q0                     | Output   | DDR positive edge input                             |
| Q1                     | Output   | Registered input/DDR negative edge input            |
| D0                     | Input    | Output signal from the core (SDR and DDR)           |
| D1                     | Input    | Output signal from the core (DDR)                   |
| TD                     | Input    | Tri-state signal from the core                      |
| Q                      | Output   | Data output signals to sysIO Buffer                 |
| TQ                     | Output   | Tri-state output signals to sysIO Buffer            |
| DQSR901                | Input    | DQS shift 90-degree read clock                      |
| DQSW90 <sup>1</sup>    | Input    | DQS shift 90-degree write clock                     |
| DDRCLKPOL <sup>1</sup> | Input    | DDR input register polarity control signal from DQS |
| SCLK                   | Input    | System clock for input and output/tri-state blocks. |
| RST                    | Input    | Local set reset signal                              |

1. Available in PIO on right edge only.

#### Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition to this functionality, the input register blocks for the PIOs on the right edge include built-in logic to interface to DDR memory.

Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13 shows the input register block for the PIOs on the right edge.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



Figure 2-18. MachXO2-1200U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 Banks



Figure 2-19. MachXO2-256, MachXO2-640/U and MachXO2-1200 Banks





#### Figure 2-21. PC Core Block Diagram



Table 2-15 describes the signals interfacing with the I<sup>2</sup>C cores.

 Table 2-15.
 PC Core Signal Description

| Signal Name | I/O            | Description  |
|-------------|----------------|--|
| i2c_scl     | Bi-directional | Bi-directional clock line of the I <sup>2</sup> C core. The signal is an output if the I <sup>2</sup> C core is in master mode. The signal is an input if the I <sup>2</sup> C core is in slave mode. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of I <sup>2</sup> C ports in each MachXO2 device. |
| i2c_sda     | Bi-directional | Bi-directional data line of the $l^2C$ core. The signal is an output when data is transmitted from the $l^2C$ core. The signal is an input when data is received into the $l^2C$ core. MUST be routed directly to the pre-assigned I/O of the chip. Refer to the Pinout Information section of this document for detailed pad and pin locations of $l^2C$ ports in each MachXO2 device.                          |
| i2c_irqo    | Output         | Interrupt request output signal of the I <sup>2</sup> C core. The intended usage of this signal is for it to be connected to the WISHBONE master controller (i.e. a microcontroller or state machine) and request an interrupt when a specific condition is met. These conditions are described with the I <sup>2</sup> C register definitions.  |
| cfg_wake    | Output         | Wake-up signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, $I^2C$ Tab.  |
| cfg_stdby   | Output         | Stand-by signal – To be connected only to the power module of the MachXO2 device. The signal is enabled only if the "Wakeup Enable" feature has been set within the EFB GUI, $I^2C$ Tab.   |

#### Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **User Flash Memory (UFM)**

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I<sup>2</sup>C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kbits
- 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **Standby Mode and Power Saving Options**

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V V<sub>CC</sub> and 3.3 V V<sub>CC</sub> while the HE devices operate at 1.2 V V<sub>CC</sub>.

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



# sysIO Single-Ended DC Electrical Characteristics<sup>1, 2</sup>

| Input/Output VIL VIH |                       | н                        | Vo. Max.                 | Vou Min. | lo₁ Max. <sup>4</sup> | lou Max.⁴                |                     |                  |
|----------------------|-----------------------|--------------------------|--------------------------|----------|-----------------------|--------------------------|---------------------|------------------|
| Standard             | Min. (V) <sup>3</sup> | Max. (V)                 | Min. (V)                 | Max. (V) | (V)                   | (V)                      | (mA)                | (mA)             |
|                      |                       |                          |                          |          |                       |                          | 4                   | -4               |
|                      |                       |                          |                          |          |                       |                          | 8                   | -8               |
| LVCMOS 3.3           | -0.3                  | 0.8                      | 2.0                      | 3.6      | 0.4                   | $V_{CCIO} - 0.4$         | 12                  | -12              |
| LVTTL                | 0.0                   | 0.0                      | 2.0                      | 0.0      |                       |                          | 16                  | -16              |
|                      |                       |                          |                          |          |                       |                          | 24                  | -24              |
|                      |                       |                          |                          |          | 0.2                   | $V_{CCIO} - 0.2$         | 0.1                 | -0.1             |
|                      |                       |                          |                          |          |                       |                          | 4                   | -4               |
|                      |                       |                          |                          |          | 04                    | $V_{000} = 0.4$          | 8                   | -8               |
| LVCMOS 2.5           | -0.3                  | 0.7                      | 1.7                      | 3.6      | 0.4                   | VCCI0 0.4                | 12                  | -12              |
|                      |                       |                          |                          |          |                       |                          | 16                  | -16              |
|                      |                       |                          |                          |          | 0.2                   | $V_{CCIO} - 0.2$         | 0.1                 | -0.1             |
|                      |                       |                          |                          |          |                       |                          | 4                   | -4               |
|                      | 0.2                   | 0.25\/                   | 0.65V <sub>CCIO</sub>    | 3.6      | 0.4                   | $V_{CCIO} - 0.4$         | 8                   | -8               |
|                      | -0.3                  | 0.35V <sub>CCIO</sub>    |                          |          |                       |                          | 12                  | -12              |
|                      |                       |                          |                          |          | 0.2                   | $V_{CCIO} - 0.2$         | 0.1                 | -0.1             |
|                      |                       | 0.35V <sub>CCIO</sub>    | 0.65V <sub>CCIO</sub>    | 3.6      | 0.4                   | V 04                     | 4                   | -4               |
| LVCMOS 1.5           | -0.3                  |                          |                          |          |                       | V <sub>CCIO</sub> – 0.4  | 8                   | -8               |
|                      |                       |                          |                          |          | 0.2                   | $V_{CCIO} - 0.2$         | 0.1                 | -0.1             |
|                      | -0.3                  | 0.35V <sub>CCIO</sub>    | 0.65V <sub>CCIO</sub>    | 3.6      | 0.4                   | V 04                     | 4                   | -2               |
| LVCMOS 1.2           |                       |                          |                          |          | 0.4                   | VCCIO - 0.4              | 8                   | -6               |
|                      |                       |                          |                          |          | 0.2                   | V <sub>CCIO</sub> - 0.2  | 0.1                 | -0.1             |
| PCI                  | -0.3                  | 0.3V <sub>CCIO</sub>     | 0.5V <sub>CCIO</sub>     | 3.6      | 0.1V <sub>CCIO</sub>  | 0.9V <sub>CCIO</sub>     | 1.5                 | -0.5             |
| SSTL25 Class I       | -0.3                  | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | 3.6      | 0.54                  | V <sub>CCIO</sub> - 0.62 | 8                   | 8                |
| SSTL25 Class II      | -0.3                  | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | 3.6      | NA                    | NA                       | NA                  | NA               |
| SSTL18 Class I       | -0.3                  | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | 3.6      | 0.40                  | V <sub>CCIO</sub> - 0.40 | 8                   | 8                |
| SSTL18 Class II      | -0.3                  | V <sub>REF</sub> – 0.125 | V <sub>REF</sub> + 0.125 | 3.6      | NA                    | NA                       | NA                  | NA               |
| HSTL18 Class I       | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.40                  | V <sub>CCIO</sub> - 0.40 | 8                   | 8                |
| HSTL18 Class II      | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS25R33          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS18R33          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS18R25          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS15R33          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS15R25          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | NA                    | NA                       | NA                  | NA               |
| LVCMOS12R33          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.40                  | NA Open<br>Drain         | 24, 16, 12,<br>8, 4 | NA Open<br>Drain |
| LVCMOS12R25          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.40                  | NA Open<br>Drain         | 16, 12, 8, 4        | NA Open<br>Drain |
| LVCMOS10R33          | -0.3                  | V <sub>REF</sub> – 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.40                  | NA Open<br>Drain         | 24, 16, 12,<br>8, 4 | NA Open<br>Drain |



#### BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

#### Figure 3-2. BLVDS Multi-point Output Example



#### Table 3-2. BLVDS DC Conditions<sup>1</sup>

| Over Recommended | Operating | Conditions |
|------------------|-----------|------------|
|                  | operating | oonantions |

|                     |                             | Noi     |         |       |
|---------------------|-----------------------------|---------|---------|-------|
| Symbol              | Description                 | Zo = 45 | Zo = 90 | Units |
| Z <sub>OUT</sub>    | Output impedance            | 20      | 20      | Ohms  |
| R <sub>S</sub>      | Driver series resistance    | 80      | 80      | Ohms  |
| R <sub>TLEFT</sub>  | Left end termination        | 45      | 90      | Ohms  |
| R <sub>TRIGHT</sub> | Right end termination       | 45      | 90      | Ohms  |
| V <sub>OH</sub>     | Output high voltage         | 1.376   | 1.480   | V     |
| V <sub>OL</sub>     | Output low voltage          | 1.124   | 1.020   | V     |
| V <sub>OD</sub>     | Output differential voltage |         | 0.459   | V     |
| V <sub>CM</sub>     | Output common mode voltage  | 1.250   | 1.250   | V     |
| I <sub>DC</sub>     | DC output current           | 11.236  | 10.204  | mA    |

1. For input buffer, see LVDS table.



#### LVPECL

The MachXO2 family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

#### Figure 3-3. Differential LVPECL



#### Table 3-3. LVPECL DC Conditions<sup>1</sup>

| Symbol            | Description                 | Nominal | Units |
|-------------------|-----------------------------|---------|-------|
| Z <sub>OUT</sub>  | Output impedance            | 20      | Ohms  |
| R <sub>S</sub>    | Driver series resistor      | 93      | Ohms  |
| R <sub>P</sub>    | Driver parallel resistor    | 196     | Ohms  |
| R <sub>T</sub>    | Receiver termination        | 100     | Ohms  |
| V <sub>OH</sub>   | Output high voltage         | 2.05    | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.25    | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.80    | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.65    | V     |
| Z <sub>BACK</sub> | Back impedance              | 100.5   | Ohms  |
| I <sub>DC</sub>   | DC output current           | 12.11   | mA    |

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.



|                    |   |   | -6        |           | -         | -5     | -4      |         |                        |
|--------------------|---|---|-----------|-----------|-----------|--------|---------|---------|------------------------|
| Parameter          | Description   | Device  | Min.      | Max.      | Min.      | Max.   | Min.    | Max.    | Units                  |
| Generic DDF        | R4 Inputs with Clock and Data A                                 | Aligned at Pin Using PC   | LK Pin f  | or Clock  | Input –   | GDDRX  | 4_RX.E  | CLK.Ali | gned <sup>9, 12</sup>  |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                                     |   | _         | 0.290     | _         | 0.320  | —       | 0.345   | UI                     |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                      | MachXO2-640U,   | 0.739     | —         | 0.699     | —      | 0.703   | —       | UI                     |
| f <sub>DATA</sub>  | DDRX4 Serial Input Data<br>Speed                                | MachXO2-1200/U and larger devices,  | _         | 756       | _         | 630    | _       | 524     | Mbps                   |
| f <sub>DDRX4</sub> | DDRX4 ECLK Frequency  | bottom side only."  | —         | 378       |           | 315    | —       | 262     | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency  |   |           | 95        | _         | 79     | —       | 66      | MHz                    |
| Generic DDF        | R4 Inputs with Clock and Data Co                                | entered at Pin Using PCI  | LK Pin fo | or Clock  | Input –   | GDDRX4 | 4_RX.EC | LK.Cen  | tered <sup>9, 12</sup> |
| t <sub>SU</sub>    | Input Data Setup Before ECLK                                    |   | 0.233     | —         | 0.219     | —      | 0.198   |         | ns                     |
| t <sub>HO</sub>    | Input Data Hold After ECLK                                      | MachXO2-640U,   | 0.287     | —         | 0.287     | —      | 0.344   | —       | ns                     |
| f <sub>DATA</sub>  | DDRX4 Serial Input Data<br>Speed                                | MachXO2-1200/U and larger devices,  | _         | 756       | _         | 630    | _       | 524     | Mbps                   |
| f <sub>DDRX4</sub> | DDRX4 ECLK Frequency  | bottom side only.11   | _         | 378       | _         | 315    | —       | 262     | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency  | -   |           | 95        | _         | 79     | —       | 66      | MHz                    |
| 7:1 LVDS In        | puts (GDDR71_RX.ECLK.7:1) <sup>9,</sup>                         | 12  | 1         |           |           |        |         |         | L                      |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                                     |   |           | 0.290     |           | 0.320  | —       | 0.345   | UI                     |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                      | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, bottom<br>side only. <sup>11</sup> | 0.739     | —         | 0.699     | —      | 0.703   | —       | UI                     |
| f <sub>DATA</sub>  | DDR71 Serial Input Data<br>Speed                                |   |           | 756       |           | 630    |         | 524     | Mbps                   |
| f <sub>DDR71</sub> | DDR71 ECLK Frequency  |   |           | 378       |           | 315    | —       | 262     | MHz                    |
| f <sub>CLKIN</sub> | 7:1 Input Clock Frequency<br>(SCLK) (minimum limited by<br>PLL) |   | _         | 108       | _         | 90     | _       | 75      | MHz                    |
| Generic DDF        | R Outputs with Clock and Data                                   | Aligned at Pin Using PC   | LK Pin f  | for Clock | c Input – | GDDR   | (1_TX.S | CLK.Ali | gned <sup>9, 12</sup>  |
| t <sub>DIA</sub>   | Output Data Invalid After CLK Output                            |   | _         | 0.520     | _         | 0.550  | _       | 0.580   | ns                     |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                        | All MachXO2 devices,<br>all sides.  | _         | 0.520     | _         | 0.550  | _       | 0.580   | ns                     |
| f <sub>DATA</sub>  | DDRX1 Output Data Speed   |   | _         | 300       | _         | 250    |         | 208     | Mbps                   |
| f <sub>DDBX1</sub> | DDRX1 SCLK frequency  |   |           | 150       | _         | 125    |         | 104     | MHz                    |
| Generic DDF        | Outputs with Clock and Data C                                   | entered at Pin Using PC   | LK Pin f  | or Clock  | Input –   | GDDRX  | 1_TX.SC | LK.Cen  | tered <sup>9, 12</sup> |
| t <sub>DVB</sub>   | Output Data Valid Before CLK<br>Output                          |   | 1.210     | _         | 1.510     | _      | 1.870   | _       | ns                     |
| t <sub>DVA</sub>   | Output Data Valid After CLK<br>Output                           | All MachXO2 devices,  | 1.210     | _         | 1.510     | _      | 1.870   | _       | ns                     |
| f <sub>DATA</sub>  | DDRX1 Output Data Speed   | all sides.  |           | 300       |           | 250    | —       | 208     | Mbps                   |
| f <sub>DDRX1</sub> | DDRX1 SCLK Frequency<br>(minimum limited by PLL)                |   | _         | 150       | _         | 125    | _       | 104     | MHz                    |
| Generic DDF        | X2 Outputs with Clock and Data                                  | Aligned at Pin Using P  | CLK Pin   | for Cloc  | k Input   | GDDR   | X2_TX.E | CLK.Ali | gned <sup>9, 12</sup>  |
| t <sub>DIA</sub>   | Output Data Invalid After CLK<br>Output                         |   | _         | 0.200     | _         | 0.215  |         | 0.230   | ns                     |
| t <sub>DIB</sub>   | Output Data Invalid Before<br>CLK Output                        | MachXO2-640U,<br>MachXO2-1200/LL and  |           | 0.200     |           | 0.215  |         | 0.230   | ns                     |
| f <sub>DATA</sub>  | DDRX2 Serial Output Data<br>Speed                               | larger devices, top side<br>only.   | _         | 664       | _         | 554    | _       | 462     | Mbps                   |
| f <sub>DDRX2</sub> | DDRX2 ECLK frequency  |   | —         | 332       |           | 277    | —       | 231     | MHz                    |
| f <sub>SCLK</sub>  | SCLK Frequency  | 1   | —         | 166       | _         | 139    | —       | 116     | MHz                    |



|                        |  |  | -3       |       | -     | 2     | 2 –1  |       |       |
|------------------------|--|--|----------|-------|-------|-------|-------|-------|-------|
| Parameter              | Description                              | Device   | Min.     | Max.  | Min.  | Max.  | Min.  | Max.  | Units |
| LPDDR <sup>9, 12</sup> |  |  | 1        |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS<br>Input      |  |          | 0.349 | _     | 0.381 | _     | 0.396 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS<br>Input       |  | 0.665    | _     | 0.630 |       | 0.613 | _     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before<br>DQS Output | MachXO2-1200/U<br>and larger devices.              | 0.25     | _     | 0.25  |       | 0.25  | _     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS<br>Output  | and larger devices, right side only. <sup>13</sup> | 0.25     | _     | 0.25  | _     | 0.25  | _     | UI    |
| f <sub>DATA</sub>      | MEM LPDDR Serial Data<br>Speed           |  | _        | 120   | _     | 110   | _     | 96    | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                           |  | —        | 60    |       | 55    |       | 48    | MHz   |
| f <sub>LPDDR</sub>     | LPDDR Data Transfer Rate                 |  | 0        | 120   | 0     | 110   | 0     | 96    | Mbps  |
| DDR <sup>9, 12</sup>   | •  | •  |          |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS<br>Input      |  |          | 0.347 | _     | 0.374 | _     | 0.393 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS<br>Input       |  | 0.665    | _     | 0.637 |       | 0.616 | _     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before<br>DQS Output | MachXO2-1200/U                                     | 0.25     | _     | 0.25  |       | 0.25  | _     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS<br>Output  | right side only. <sup>13</sup>                     | 0.25     | _     | 0.25  | _     | 0.25  | _     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed                |  |          | 140   | _     | 116   |       | 98    | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                           |  |          | 70    |       | 58    | —     | 49    | MHz   |
| f <sub>MEM DDR</sub>   | MEM DDR Data Transfer Rate               |  | N/A      | 140   | N/A   | 116   | N/A   | 98    | Mbps  |
| DDR2 <sup>9, 12</sup>  | •  |  | 1        | 1     | 1     |       | 1     | 1     |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS<br>Input      |  | _        | 0.372 | _     | 0.394 | _     | 0.410 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS<br>Input       |  | 0.690    | _     | 0.658 | _     | 0.618 | _     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before<br>DQS Output | MachXO2-1200/U                                     | 0.25     | _     | 0.25  | _     | 0.25  | _     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS<br>Output  | and larger devices, right side only. <sup>13</sup> | 0.25     | _     | 0.25  | _     | 0.25  | _     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed                | 1  | —        | 140   | —     | 116   |       | 98    | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                           | 1  | <u> </u> | 70    | —     | 58    |       | 49    | MHz   |
| f <sub>MEM_DDR2</sub>  | MEM DDR2 Data Transfer<br>Rate           |  | N/A      | 140   | N/A   | 116   | N/A   | 98    | Mbps  |

1. Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.

2. General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0 pf load, fast slew rate.

3. Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).

4. DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.

5. 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).

6. For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .

7. The  $t_{SU_{DEL}}$  and  $t_{H_{DEL}}$  values use the SCLK\_ZERHOLD default step size. Each step is 167 ps (-3), 182 ps (-2), 195 ps (-1).

8. This number for general purpose usage. Duty cycle tolerance is +/-10%.

9. Duty cycle is +/-5% for system usage.

10. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.

11. High-speed DDR and LVDS not supported in SG32 (32-Pin QFN) packages.

12. Advance information for MachXO2 devices in 48 QFN packages.

13. DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.



#### Figure 3-9. GDDR71 Video Timing Waveforms



Figure 3-10. Receiver GDDR71\_RX. Waveforms



Figure 3-11. Transmitter GDDR71\_TX. Waveforms





## MachXO2 Oscillator Output Frequency

| Symbol                 | Parameter   | Min.    | Тур.  | Max     | Units |
|------------------------|---|---------|-------|---------|-------|
| f                      | Oscillator Output Frequency (Commercial Grade Devices, 0 to 85°C)           |         | 133   | 140.315 | MHz   |
| MAX                    | Oscillator Output Frequency (Industrial Grade Devices,<br>-40 °C to 100 °C) | 124.355 | 133   | 141.645 | MHz   |
| t <sub>DT</sub>        | Output Clock Duty Cycle   | 43      | 50    | 57      | %     |
| t <sub>OPJIT</sub> 1   | Output Clock Period Jitter  | 0.01    | 0.012 | 0.02    | UIPP  |
| t <sub>STABLEOSC</sub> | STDBY Low to Oscillator Stable  | 0.01    | 0.05  | 0.1     | μs    |

1. Output Clock Period Jitter specified at 133 MHz. The values for lower frequencies will be smaller UIPP. The typical value for 133 MHz is 95 ps and for 2.08 MHz the typical value is 1.54 ns.

## MachXO2 Standby Mode Timing – HC/HE Devices

| Symbol              | Parameter                 | Device       | Min. | Тур. | Max | Units |
|---------------------|---------------------------|--------------|------|------|-----|-------|
| t <sub>PWRDN</sub>  | USERSTDBY High to Stop    | All          | _    | —    | 9   | ns    |
|                     |                           | LCMXO2-256   |      | —    |     | μs    |
|                     |                           | LCMXO2-640   |      | —    |     | μs    |
| t <sub>PWRUP</sub>  |                           | LCMXO2-640U  |      | —    |     | μs    |
|                     | USERSTDBY Low to Power Up | LCMXO2-1200  | 20   | —    | 50  | μs    |
|                     |                           | LCMXO2-1200U |      | —    |     | μs    |
|                     |                           | LCMXO2-2000  |      | —    |     | μs    |
|                     |                           | LCMXO2-2000U |      | —    |     | μs    |
|                     |                           | LCMXO2-4000  |      | —    |     | μs    |
|                     |                           | LCMXO2-7000  |      | —    |     | μs    |
| t <sub>WSTDBY</sub> | USERSTDBY Pulse Width     | All          | 18   | _    | —   | ns    |



## MachXO2 Standby Mode Timing – ZE Devices

| Symbol                  | Parameter                        | Device      | Min. | Тур. | Max | Units |
|-------------------------|----------------------------------|-------------|------|------|-----|-------|
| t <sub>PWRDN</sub>      | USERSTDBY High to Stop           | All         | _    |      | 13  | ns    |
|                         |                                  | LCMXO2-256  |      | _    |     | μs    |
| t <sub>PWRUP</sub>      |                                  | LCMXO2-640  |      | _    |     | μs    |
|                         | USERSTDBY Low to Power Up        | LCMXO2-1200 | 20   | _    | 50  | μs    |
|                         |                                  | LCMXO2-2000 |      | _    |     | μs    |
|                         |                                  | LCMXO2-4000 |      | _    |     | μs    |
|                         |                                  | LCMXO2-7000 |      | _    |     | μs    |
| t <sub>WSTDBY</sub>     | USERSTDBY Pulse Width            | All         | 19   | _    | _   | ns    |
| t <sub>BNDGAPSTBL</sub> | USERSTDBY High to Bandgap Stable | All         |      |      | 15  | ns    |



## Signal Descriptions (Cont.)

| Signal Name | I/O | Descriptions  |
|-------------|-----|---|
| INITN       | I/O | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, or when reserved as INITn in user mode, this pin has an active pull-up.   |
| DONE        | I/O | Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. During configuration, or when reserved as DONE in user mode, this pin has an active pull-up. |
| MCLK/CCLK   | I/O | Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA in SPI and SPIm configuration modes.  |
| SN          | I   | Slave SPI active low chip select input.   |
| CSSPIN      | I/O | Master SPI active low chip select output.   |
| SI/SPISI    | I/O | Slave SPI serial data input and master SPI serial data output.  |
| SO/SPISO    | I/O | Slave SPI serial data output and master SPI serial data input.  |
| SCL         | I/O | Slave I <sup>2</sup> C clock input and master I <sup>2</sup> C clock output.  |
| SDA         | I/O | Slave I <sup>2</sup> C data input and master I <sup>2</sup> C data output.  |



# MachXO2 Family Data Sheet Ordering Information

March 2017

Data Sheet DS1035

## MachXO2 Part Number Description



© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## **Ordering Information**

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:



Notes:

- 1. Markings are abbreviated for small packages.
- 2. See PCN 05A-12 for information regarding a change to the top-side mark logo.



# High-Performance Commercial Grade Devices without Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000HE-4TG100C  | 2112 | 1.2 V          | -4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000HE-5TG100C  | 2112 | 1.2 V          | -5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000HE-6TG100C  | 2112 | 1.2 V          | -6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-2000HE-4TG144C  | 2112 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000HE-5TG144C  | 2112 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000HE-6TG144C  | 2112 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-2000HE-4MG132C  | 2112 | 1.2 V          | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000HE-5MG132C  | 2112 | 1.2 V          | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000HE-6MG132C  | 2112 | 1.2 V          | -6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-2000HE-4BG256C  | 2112 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000HE-5BG256C  | 2112 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000HE-6BG256C  | 2112 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-2000HE-4FTG256C | 2112 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-2000HE-5FTG256C | 2112 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-2000HE-6FTG256C | 2112 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHE-4FG484C | 2112 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-2000UHE-5FG484C | 2112 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-2000UHE-6FG484C | 2112 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HE-4TG144C  | 4320 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HE-5TG144C  | 4320 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HE-6TG144C  | 4320 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-4000HE-4MG132C  | 4320 | 1.2 V          | -4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HE-5MG132C  | 4320 | 1.2 V          | -5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HE-6MG132C  | 4320 | 1.2 V          | -6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-4000HE-4BG256C  | 4320 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HE-4MG184C  | 4320 | 1.2 V          | -4    | Halogen-Free csBGA | 184   | COM   |
| LCMXO2-4000HE-5MG184C  | 4320 | 1.2 V          | -5    | Halogen-Free csBGA | 184   | COM   |
| LCMXO2-4000HE-6MG184C  | 4320 | 1.2 V          | -6    | Halogen-Free csBGA | 184   | COM   |
| LCMXO2-4000HE-5BG256C  | 4320 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HE-6BG256C  | 4320 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-4000HE-4FTG256C | 4320 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HE-5FTG256C | 4320 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HE-6FTG256C | 4320 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-4000HE-4BG332C  | 4320 | 1.2 V          | -4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000HE-5BG332C  | 4320 | 1.2 V          | -5    | Halogen-Free caBGA | 332   | COM   |



| Part Number           | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|-----------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HE-6BG332C | 4320 | 1.2 V          | -6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-4000HE-4FG484C | 4320 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000HE-5FG484C | 4320 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-4000HE-6FG484C | 4320 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HE-4TG144C  | 6864 | 1.2 V          | -4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HE-5TG144C  | 6864 | 1.2 V          | -5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HE-6TG144C  | 6864 | 1.2 V          | -6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HE-4BG256C  | 6864 | 1.2 V          | -4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HE-5BG256C  | 6864 | 1.2 V          | -5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HE-6BG256C  | 6864 | 1.2 V          | -6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HE-4FTG256C | 6864 | 1.2 V          | -4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HE-5FTG256C | 6864 | 1.2 V          | -5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HE-6FTG256C | 6864 | 1.2 V          | -6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HE-4BG332C  | 6864 | 1.2 V          | -4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HE-5BG332C  | 6864 | 1.2 V          | -5    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HE-6BG332C  | 6864 | 1.2 V          | -6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HE-4FG484C  | 6864 | 1.2 V          | -4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HE-5FG484C  | 6864 | 1.2 V          | -5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HE-6FG484C  | 6864 | 1.2 V          | -6    | Halogen-Free fpBGA | 484   | COM   |



| Date          | Version | Section                             | Change Summary  |
|---------------|---------|-------------------------------------|---|
| December 2014 | 2.9     | Introduction                        | Updated the Features section. Revised Table 1-1, MachXO2 Family<br>Selection Guide.<br>— Removed XO2-4000U data.<br>— Removed 400-ball ftBGA.<br>— Removed 25-ball WLCSP value for XO2-2000U.                   |
|               |         | DC and Switching<br>Characteristics | Updated the Recommended Operating Conditions section. Adjusted Max. values for $V_{CC}$ and $V_{CCIO}$  |
|               |         |                                     | Updated the sysIO Recommended Operating Conditions section.<br>Adjusted Max. values for LVCMOS 3.3, LVTTL, PCI, LVDS33 and<br>LVPECL.   |
|               |         | Pinout Information                  | Updated the Pinout Information Summary section. Removed MachXO2-4000U.  |
|               |         | Ordering Information                | Updated the MachXO2 Part Number Description section. Removed BG400 package.   |
|               |         |                                     | Updated the High-Performance Commercial Grade Devices with Volt-<br>age Regulator, Halogen Free (RoHS) Packaging section. Removed<br>LCMXO2-4000UHC part numbers.   |
|               |         |                                     | Updated the High-Performance Industrial Grade Devices with Voltage<br>Regulator, Halogen Free (RoHS) Packaging section. Removed<br>LCMXO2-4000UHC part numbers.   |
| November 2014 | 2.8     | Introduction                        | Updated the Features section.<br>— Revised I/Os under Flexible Logic Architecture.<br>— Revised standby power under Ultra Low Power Devices.<br>— Revise input frequency range under Flexible On-Chip Clocking. |
|               |         |                                     | Updated Table 1-1, MachXO2 Family Selection Guide.<br>— Added XO2-4000U data.<br>— Removed HE and ZE device options for XO2-4000.<br>— Added 400-ball ftBGA.  |
|               |         | Pinout Information                  | Updated the Pinout Information Summary section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400.   |
|               |         | Ordering Information                | Updated the MachXO2 Part Number Description section. Added BG400 package.   |
|               |         |                                     | Updated the Ordering Information section. Added MachXO2-4000U caBGA400 and MachXO2-7000 caBGA400 part numbers.  |
| October 2014  | 2.7     | Ordering Information                | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free<br>(RoHS) Packaging section. Fixed typo in LCMXO2-2000ZE-<br>1UWG49ITR part number package.  |
|               |         | Architecture                        | Updated the Supported Standards section. Added MIPI information to Table 2-12. Supported Input Standards and Table 2-13. Supported Output Standards.  |
|               |         | DC and Switching<br>Characteristics | Updated the BLVDS section. Changed output impedance nominal values in Table 3-2, BLVDS DC Condition.  |
|               |         |                                     | Updated the LVPECL section. Changed output impedance nominal value in Table 3-3, LVPECL DC Condition.   |
|               |         |                                     | Updated the sysCONFIG Port Timing Specifications section.<br>Updated INITN low time values.   |
| July 2014     | 2.6     | DC and Switching<br>Characteristics | Updated sysIO Single-Ended DC Electrical Characteristics <sup>1, 2</sup> section.<br>Updated footnote 4.  |
|               |         |                                     | Updated Register-to-Register Performance section. Updated foot-<br>note.  |
|               |         | Ordering Information                | Updated UW49 package to UWG49 in MachXO2 Part Number<br>Description.  |
|               |         |                                     | Updated LCMXO2-2000ZE-1UWG49CTR package in Ultra Low<br>Power Commercial Grade Devices, Halogen Free (RoHS) Packaging.  |



| Date          | Version | Section                             | Change Summary   |
|---------------|---------|-------------------------------------|--|
| February 2012 | 01.7    | All                                 | Updated document with new corporate logo.  |
|               | 01.6    | —                                   | Data sheet status changed from preliminary to final.   |
|               |         | Introduction                        | MachXO2 Family Selection Guide table – Removed references to 49-ball WLCSP.  |
|               |         | DC and Switching<br>Characteristics | Updated Flash Download Time table.   |
|               |         |                                     | Modified Storage Temperature in the Absolute Maximum Ratings section.  |
|               |         |                                     | Updated I <sub>DK</sub> max in Hot Socket Specifications table.  |
|               |         |                                     | Modified Static Supply Current tables for ZE and HC/HE devices.  |
|               |         |                                     | Updated Power Supply Ramp Rates table.   |
|               |         |                                     | Updated Programming and Erase Supply Current tables.   |
|               |         |                                     | Updated data in the External Switching Characteristics table.  |
|               |         |                                     | Corrected Absolute Maximum Ratings for Dedicated Input Voltage<br>Applied for LCMXO2 HC.   |
|               |         |                                     | DC Electrical Characteristics table – Minor corrections to conditions for $\mathbf{I}_{IL},  \mathbf{I}_{IH.}$   |
|               |         | Pinout Information                  | Removed references to 49-ball WLCSP.   |
|               |         |                                     | Signal Descriptions table – Updated description for GND, VCC, and VCCIOx.  |
|               |         |                                     | Updated Pin Information Summary table – Number of VCCIOs,<br>GNDs, VCCs, and Total Count of Bonded Pins for MachXO2-256,<br>640, and 640U and Dual Function I/O for MachXO2-4000 332caBGA.   |
|               |         | Ordering Information                | Removed references to 49-ball WLCSP  |
| August 2011   | 01.5    | DC and Switching<br>Characteristics | Updated ESD information.   |
|               |         | Ordering Information                | Updated footnote for ordering WLCSP devices.   |
|               | 01.4    | Architecture                        | Updated information in Clock/Control Distribution Network and sys-<br>CLOCK Phase Locked Loops (PLLs).   |
|               |         | DC and Switching<br>Characteristics | Updated ${\rm I}_{\rm IL}$ and ${\rm I}_{\rm IH}$ conditions in the DC Electrical Characteristics table.   |
|               |         | Pinout Information                  | Included number of 7:1 and 8:1 gearboxes (input and output) in the pin information summary tables.   |
|               |         |                                     | Updated Pin Information Summary table: Dual Function I/O, DQS<br>Groups Bank 1, Total General Purpose Single-Ended I/O, Differential<br>I/O Per Bank, Total Count of Bonded Pins, Gearboxes. |
|               |         |                                     | Added column of data for MachXO2-2000 49 WLCSP.  |
|               |         | Ordering Information                | Updated R1 Device Specifications text section with information on migration from MachXO2-1200-R1 to Standard (non-R1) devices.   |
|               |         |                                     | Corrected Supply Voltage typo for part numbers: LCMX02-2000UHE-<br>4FG484I, LCMX02-2000UHE-5FG484I, LCMX02-2000UHE-<br>6FG484I.  |
|               |         |                                     | Added footnote for WLCSP package parts.  |
|               |         | Supplemental<br>Information         | Removed reference to Stand-alone Power Calculator for MachXO2<br>Devices. Added reference to AN8086, Designing for Migration from<br>MachXO2-1200-R1 to Standard (non-R1) Devices.           |