

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 540 |
| Number of Logic Elements/Cells | 4320 |
| Total RAM Bits | 94208 |
| Number of I/O | 68 |
| Number of Gates | - |
| Voltage - Supply | 2.375V ~ 3.465V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 84-VFQFN Dual Rows, Exposed Pad |
| Supplier Device Package | 84-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000hc-4qn84c |

Figure 2-9. Memory Core Reset




For further information on the sysMEM EBR block, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPRreset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPRreset are always asynchronous EBR inputs. For more details refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8. PIO Signal List

| Pin Name | I/O Type | Description |
|------------------------|----------|---|
| CE | Input | Clock Enable |
| D | Input | Pin input from sysIO buffer. |
| INDD | Output | Register bypassed input. |
| INCK | Output | Clock input |
| Q0 | Output | DDR positive edge input |
| Q1 | Output | Registered input/DDR negative edge input |
| D0 | Input | Output signal from the core (SDR and DDR) |
| D1 | Input | Output signal from the core (DDR) |
| TD | Input | Tri-state signal from the core |
| Q | Output | Data output signals to sysIO Buffer |
| TQ | Output | Tri-state output signals to sysIO Buffer |
| DQSR90 ¹ | Input | DQS shift 90-degree read clock |
| DQSW90 ¹ | Input | DQS shift 90-degree write clock |
| DDRCLKPOL ¹ | Input | DDR input register polarity control signal from DQS |
| SCLK | Input | System clock for input and output/tri-state blocks. |
| RST | Input | Local set reset signal |

1. Available in PIO on right edge only.

Input Register Block

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition to this functionality, the input register blocks for the PIOs on the right edge include built-in logic to interface to DDR memory.

Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13 shows the input register block for the PIOs on the right edge.

Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.

Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.

Table 2-11. I/O Support Device by Device

| | MachXO2-256, MachXO2-640 | MachXO2-640U, MachXO2-1200 | MachXO2-1200U MachXO2-2000/U, MachXO2-4000, MachXO2-7000 |
|--|--|--|--|
| Number of I/O Banks | 4 | 4 | 6 |
| Type of Input Buffers | Single-ended (all I/O banks) Differential Receivers (all I/O banks) | Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side) | Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side) |
| Types of Output Buffers | Single-ended buffers with complementary outputs (all I/O banks) | Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side) | Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side) |
| Differential Output Emulation Capability | All I/O banks | All I/O banks | All I/O banks |
| PCI Clamp Support | No | Clamp on bottom side only | Clamp on bottom side only |

Table 2-12. Supported Input Standards


| Input Standard | VCCIO (Typ.) | | | | |
|---------------------------------|----------------|----------------|----------------|----------------|----------------|
| | 3.3 V | 2.5 V | 1.8 V | 1.5 | 1.2 V |
| Single-Ended Interfaces | | | | | |
| LVTTTL | ✓ | ✓ ² | ✓ ² | ✓ ² | |
| LVC MOS33 | ✓ | ✓ ² | ✓ ² | ✓ ² | |
| LVC MOS25 | ✓ ² | ✓ | ✓ ² | ✓ ² | |
| LVC MOS18 | ✓ ² | ✓ ² | ✓ | ✓ ² | |
| LVC MOS15 | ✓ ² | ✓ ² | ✓ ² | ✓ | ✓ ² |
| LVC MOS12 | ✓ ² | ✓ ² | ✓ ² | ✓ ² | ✓ |
| PCI ¹ | ✓ | | | | |
| SSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| SSTL25 (Class I, Class II) | ✓ | ✓ | | | |
| HSTL18 (Class I, Class II) | ✓ | ✓ | ✓ | | |
| Differential Interfaces | | | | | |
| LVDS | ✓ | ✓ | | | |
| BLVDS, MVDS, LVPECL, RSDS | ✓ | ✓ | | | |
| MIPI ³ | ✓ | ✓ | | | |
| Differential SSTL18 Class I, II | ✓ | ✓ | ✓ | | |
| Differential SSTL25 Class I, II | ✓ | ✓ | | | |
| Differential HSTL18 Class I, II | ✓ | ✓ | ✓ | | |

1. Bottom banks of MachXO2-640U, MachXO2-1200/U and higher density devices only.

2. Reduced functionality. Refer to TN1202, [MachXO2 sysIO Usage Guide](#) for more detail.

3. These interfaces can be emulated with external resistors in all devices.

Figure 2-20. Embedded Function Block Interface



Hardened I²C IP Core

Every MachXO2 device contains two I²C IP cores. These are the primary and secondary I²C IP cores. Either of the two cores can be configured either as an I²C master or as an I²C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I²C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I²C Master. The I²C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface

Table 2-18. MachXO2 Power Saving Features Description

| Device Subsystem | Feature Description |
|---|---|
| Bandgap | The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices. |
| Power-On-Reset (POR) | The POR can be turned off in standby mode. This monitors V _{CC} levels. In the event of unsafe V _{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable. |
| On-Chip Oscillator | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode. |
| PLL | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off. |
| I/O Bank Controller | Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection. |
| Dynamic Clock Enable for Primary Clock Nets | Each primary clock net can be dynamically disabled to save power. |
| Power Guard | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources. |

For more details on the standby mode refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO0} (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators (HC devices), V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t_{REFRESH}) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below V_{PORDNBG} level (with the bandgap circuitry switched on) or below V_{PORDNSRAM} level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. V_{PORDNBG} and V_{PORDNSRAM} are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the V_{PORDNSRAM} reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap or POR circuit.

When implementing background programming of the on-chip Flash, care must be taken for the operation of the PLL. For devices that have two PLLs (XO2-2000U, -4000 and -7000), the system must put the RPLL (Right-side PLL) in reset state during the background Flash programming. More detailed description can be found in TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

1. Unlocked – Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
2. Permanently Locked – The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash and SRAM OTP portions of the device. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM, the device shall then automatically re-boot from the golden bitstream. Note that the primary bitstream must reside in the on-chip Flash. The golden image MUST reside in an external SPI Flash. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Soft Error Detection

The SED feature is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The Soft Error Detection can also be initiated in user mode via an input to the fabric. The clock for the Soft Error Detection circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is the input to this divider. For low power applications users can switch off the Soft Error Detection circuit. For more details, refer to TN1206, [MachXO2 Soft Error Detection Usage Guide](#).

TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I²C, or JTAG interfaces.

Density Shifting

The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. When migrating from lower to higher density or higher to lower density, ensure to review all the power supplies and NC pins of the chosen devices. For more details refer to the [MachXO2 migration files](#).

Programming and Erase Flash Supply Current – ZE Devices^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typ. ⁵ | Units |
|------------|--------------------------------|---------------|-------------------|-------|
| I_{CC} | Core Power Supply | LCMXO2-256ZE | 13 | mA |
| | | LCMXO2-640ZE | 14 | mA |
| | | LCMXO2-1200ZE | 15 | mA |
| | | LCMXO2-2000ZE | 17 | mA |
| | | LCMXO2-4000ZE | 18 | mA |
| | | LCMXO2-7000ZE | 20 | mA |
| I_{CCIO} | Bank Power Supply ⁶ | All devices | 0 | mA |

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

2. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.

3. Typical user pattern.

4. JTAG programming is at 25 MHz.

5. $T_J = 25^\circ\text{C}$, power supplies at nominal voltage.

6. Per bank. $V_{CCIO} = 2.5\text{ V}$. Does not include pull-up/pull-down.

sysIO Single-Ended DC Electrical Characteristics^{1, 2}

| Input/Output Standard | V_{IL} | | V_{IH} | | V_{OL} Max. (V) | V_{OH} Min. (V) | I_{OL} Max. ⁴ (mA) | I_{OH} Max. ⁴ (mA) |
|-----------------------|-----------------------|-------------------|-------------------|----------|-------------------|-------------------|---------------------------------|---------------------------------|
| | Min. (V) ³ | Max. (V) | Min. (V) | Max. (V) | | | | |
| LVCMOS 3.3 LVTTL | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -4 |
| | | | | | | | 8 | -8 |
| | | | | | | | 12 | -12 |
| | | | | | | | 16 | -16 |
| | | | | | | | 24 | -24 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS 2.5 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -4 |
| | | | | | | | 8 | -8 |
| | | | | | | | 12 | -12 |
| | | | | | | | 16 | -16 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS 1.8 | -0.3 | $0.35V_{CCIO}$ | $0.65V_{CCIO}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -4 |
| | | | | | | | 8 | -8 |
| | | | | | | | 12 | -12 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS 1.5 | -0.3 | $0.35V_{CCIO}$ | $0.65V_{CCIO}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 8 | -8 |
| | | | | | | | 12 | -12 |
| LVCMOS 1.2 | -0.3 | $0.35V_{CCIO}$ | $0.65V_{CCIO}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -2 |
| | | | | | | | 8 | -6 |
| | | | | | | | 0.1 | -0.1 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| PCI | -0.3 | $0.3V_{CCIO}$ | $0.5V_{CCIO}$ | 3.6 | $0.1V_{CCIO}$ | $0.9V_{CCIO}$ | 1.5 | -0.5 |
| SSTL25 Class I | -0.3 | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6 | 0.54 | $V_{CCIO} - 0.62$ | 8 | 8 |
| SSTL25 Class II | -0.3 | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6 | NA | NA | NA | NA |
| SSTL18 Class I | -0.3 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 3.6 | 0.40 | $V_{CCIO} - 0.40$ | 8 | 8 |
| SSTL18 Class II | -0.3 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 3.6 | NA | NA | NA | NA |
| HSTL18 Class I | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.40 | $V_{CCIO} - 0.40$ | 8 | 8 |
| HSTL18 Class II | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS25R33 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS18R33 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS18R25 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS15R33 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS15R25 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | NA | NA | NA | NA |
| LVCMOS12R33 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.40 | NA Open Drain | 24, 16, 12, 8, 4 | NA Open Drain |
| LVCMOS12R25 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.40 | NA Open Drain | 16, 12, 8, 4 | NA Open Drain |
| LVCMOS10R33 | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.40 | NA Open Drain | 24, 16, 12, 8, 4 | NA Open Drain |

BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

| Symbol | Description | Nominal | | Units |
|---------------------|-----------------------------|---------|---------|-------|
| | | Zo = 45 | Zo = 90 | |
| Z _{OUT} | Output impedance | 20 | 20 | Ohms |
| R _S | Driver series resistance | 80 | 80 | Ohms |
| R _{TLEFT} | Left end termination | 45 | 90 | Ohms |
| R _{TRIGHT} | Right end termination | 45 | 90 | Ohms |
| V _{OH} | Output high voltage | 1.376 | 1.480 | V |
| V _{OL} | Output low voltage | 1.124 | 1.020 | V |
| V _{OD} | Output differential voltage | 0.253 | 0.459 | V |
| V _{CM} | Output common mode voltage | 1.250 | 1.250 | V |
| I _{DC} | DC output current | 11.236 | 10.204 | mA |

1. For input buffer, see LVDS table.

RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

| Parameter | Description | Typical | Units |
|------------|-----------------------------|---------|-------|
| Z_{OUT} | Output impedance | 20 | Ohms |
| R_S | Driver series resistor | 294 | Ohms |
| R_P | Driver parallel resistor | 121 | Ohms |
| R_T | Receiver termination | 100 | Ohms |
| V_{OH} | Output high voltage | 1.35 | V |
| V_{OL} | Output low voltage | 1.15 | V |
| V_{OD} | Output differential voltage | 0.20 | V |
| V_{CM} | Output common mode voltage | 1.25 | V |
| Z_{BACK} | Back impedance | 101.5 | Ohms |
| I_{DC} | DC output current | 3.66 | mA |

MachXO2 External Switching Characteristics – HC/HE Devices^{1, 2, 3, 4, 5, 6, 7}

Over Recommended Operating Conditions

| Parameter | Description | Device | –6 | | –5 | | –4 | | Units |
|--|---|---------------------------------|-------|------|-------|------|-------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Clocks | | | | | | | | | |
| Primary Clocks | | | | | | | | | |
| f _{MAX_PRI} ⁸ | Frequency for Primary Clock Tree | All MachXO2 devices | — | 388 | — | 323 | — | 269 | MHz |
| t _{W_PRI} | Clock Pulse Width for Primary Clock | All MachXO2 devices | 0.5 | — | 0.6 | — | 0.7 | — | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Device | MachXO2-256HC-HE | — | 912 | — | 939 | — | 975 | ps |
| | | MachXO2-640HC-HE | — | 844 | — | 871 | — | 908 | ps |
| | | MachXO2-1200HC-HE | — | 868 | — | 902 | — | 951 | ps |
| | | MachXO2-2000HC-HE | — | 867 | — | 897 | — | 941 | ps |
| | | MachXO2-4000HC-HE | — | 865 | — | 892 | — | 931 | ps |
| | | MachXO2-7000HC-HE | — | 902 | — | 942 | — | 989 | ps |
| Edge Clock | | | | | | | | | |
| f _{MAX_EDGE} ⁸ | Frequency for Edge Clock | MachXO2-1200 and larger devices | — | 400 | — | 333 | — | 278 | MHz |
| Pin-LUT-Pin Propagation Delay | | | | | | | | | |
| t _{PD} | Best case propagation delay through one LUT-4 | All MachXO2 devices | — | 6.72 | — | 6.96 | — | 7.24 | ns |
| General I/O Pin Parameters (Using Primary Clock without PLL) | | | | | | | | | |
| t _{CO} | Clock to Output – PIO Output Register | MachXO2-256HC-HE | — | 7.13 | — | 7.30 | — | 7.57 | ns |
| | | MachXO2-640HC-HE | — | 7.15 | — | 7.30 | — | 7.57 | ns |
| | | MachXO2-1200HC-HE | — | 7.44 | — | 7.64 | — | 7.94 | ns |
| | | MachXO2-2000HC-HE | — | 7.46 | — | 7.66 | — | 7.96 | ns |
| | | MachXO2-4000HC-HE | — | 7.51 | — | 7.71 | — | 8.01 | ns |
| | | MachXO2-7000HC-HE | — | 7.54 | — | 7.75 | — | 8.06 | ns |
| t _{SU} | Clock to Data Setup – PIO Input Register | MachXO2-256HC-HE | –0.06 | — | –0.06 | — | –0.06 | — | ns |
| | | MachXO2-640HC-HE | –0.06 | — | –0.06 | — | –0.06 | — | ns |
| | | MachXO2-1200HC-HE | –0.17 | — | –0.17 | — | –0.17 | — | ns |
| | | MachXO2-2000HC-HE | –0.20 | — | –0.20 | — | –0.20 | — | ns |
| | | MachXO2-4000HC-HE | –0.23 | — | –0.23 | — | –0.23 | — | ns |
| | | MachXO2-7000HC-HE | –0.23 | — | –0.23 | — | –0.23 | — | ns |
| t _H | Clock to Data Hold – PIO Input Register | MachXO2-256HC-HE | 1.75 | — | 1.95 | — | 2.16 | — | ns |
| | | MachXO2-640HC-HE | 1.75 | — | 1.95 | — | 2.16 | — | ns |
| | | MachXO2-1200HC-HE | 1.88 | — | 2.12 | — | 2.36 | — | ns |
| | | MachXO2-2000HC-HE | 1.89 | — | 2.13 | — | 2.37 | — | ns |
| | | MachXO2-4000HC-HE | 1.94 | — | 2.18 | — | 2.43 | — | ns |
| | | MachXO2-7000HC-HE | 1.98 | — | 2.23 | — | 2.49 | — | ns |

I²C Port Timing Specifications^{1, 2}

| Symbol | Parameter | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f _{MAX} | Maximum SCL clock frequency | — | 400 | kHz |

- MachXO2 supports the following modes:
 - Standard-mode (Sm), with a bit rate up to 100 kbit/s (user and configuration mode)
 - Fast-mode (Fm), with a bit rate up to 400 kbit/s (user and configuration mode)
- Refer to the I²C specification for timing requirements.

SPI Port Timing Specifications¹

| Symbol | Parameter | Min. | Max. | Units |
|------------------|-----------------------------|------|------|-------|
| f _{MAX} | Maximum SCK clock frequency | — | 45 | MHz |

- Applies to user mode only. For configuration mode timing specifications, refer to sysCONFIG Port Timing Specifications table in this data sheet.

Switching Test Conditions

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

Figure 3-13. Output Test Load, LVTTTL and LVCMOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R1 | CL | Timing Ref. | VT |
|---|----------|-----|-----------------------------------|-----------------|
| LVTTTL and LVCMOS settings (L -> H, H -> L) | ∞ | 0pF | LVTTTL, LVCMOS 3.3 = 1.5 V | — |
| | | | LVCMOS 2.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.8 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.5 = V _{CCIO} /2 | — |
| | | | LVCMOS 1.2 = V _{CCIO} /2 | — |
| LVTTTL and LVCMOS 3.3 (Z -> H) | 188 | 0pF | 1.5 V | V _{OL} |
| LVTTTL and LVCMOS 3.3 (Z -> L) | | | 1.5 V | V _{OH} |
| Other LVCMOS (Z -> H) | | | V _{CCIO} /2 | V _{OL} |
| Other LVCMOS (Z -> L) | | | V _{CCIO} /2 | V _{OH} |
| LVTTTL + LVCMOS (H -> Z) | | | V _{OH} - 0.15 V | V _{OL} |
| LVTTTL + LVCMOS (L -> Z) | | | V _{OL} - 0.15 V | V _{OH} |

Note: Output test conditions for all other interfaces are determined by the respective standards.

Signal Descriptions (Cont.)

| Signal Name | I/O | Descriptions |
|-------------|-----|---|
| INITN | I/O | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, or when reserved as INITn in user mode, this pin has an active pull-up. |
| DONE | I/O | Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress. During configuration, or when reserved as DONE in user mode, this pin has an active pull-up. |
| MCLK/CCLK | I/O | Input Configuration Clock for configuring an FPGA in Slave SPI mode. Output Configuration Clock for configuring an FPGA in SPI and SPIm configuration modes. |
| SN | I | Slave SPI active low chip select input. |
| CSSPIN | I/O | Master SPI active low chip select output. |
| SI/SPISI | I/O | Slave SPI serial data input and master SPI serial data output. |
| SO/SPISO | I/O | Slave SPI serial data output and master SPI serial data input. |
| SCL | I/O | Slave I ² C clock input and master I ² C clock output. |
| SDA | I/O | Slave I ² C data input and master I ² C data output. |

| | MachXO2-2000 | | | | | | MachXO2-2000U |
|--|--------------|----------|-----------|----------|-----------|-----------|---------------|
| | 49 WLCSP | 100 TQFP | 132 csBGA | 144 TQFP | 256 caBGA | 256 ftBGA | 484 ftBGA |
| General Purpose I/O per Bank | | | | | | | |
| Bank 0 | 19 | 18 | 25 | 27 | 50 | 50 | 70 |
| Bank 1 | 0 | 21 | 26 | 28 | 52 | 52 | 68 |
| Bank 2 | 13 | 20 | 28 | 28 | 52 | 52 | 72 |
| Bank 3 | 0 | 6 | 7 | 8 | 16 | 16 | 24 |
| Bank 4 | 0 | 6 | 8 | 10 | 16 | 16 | 16 |
| Bank 5 | 6 | 8 | 10 | 10 | 20 | 20 | 28 |
| Total General Purpose Single-Ended I/O | 38 | 79 | 104 | 111 | 206 | 206 | 278 |
| Differential I/O per Bank | | | | | | | |
| Bank 0 | 7 | 9 | 13 | 14 | 25 | 25 | 35 |
| Bank 1 | 0 | 10 | 13 | 14 | 26 | 26 | 34 |
| Bank 2 | 6 | 10 | 14 | 14 | 26 | 26 | 36 |
| Bank 3 | 0 | 3 | 3 | 4 | 8 | 8 | 12 |
| Bank 4 | 0 | 3 | 4 | 5 | 8 | 8 | 8 |
| Bank 5 | 3 | 4 | 5 | 5 | 10 | 10 | 14 |
| Total General Purpose Differential I/O | 16 | 39 | 52 | 56 | 103 | 103 | 139 |
| Dual Function I/O | | | | | | | |
| | 24 | 31 | 33 | 33 | 33 | 33 | 37 |
| High-speed Differential I/O | | | | | | | |
| Bank 0 | 5 | 4 | 8 | 9 | 14 | 14 | 18 |
| Gearboxes | | | | | | | |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 5 | 4 | 8 | 9 | 14 | 14 | 18 |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2) | 6 | 10 | 14 | 14 | 14 | 14 | 18 |
| DQS Groups | | | | | | | |
| Bank 1 | 0 | 1 | 2 | 2 | 2 | 2 | 2 |
| VCCIO Pins | | | | | | | |
| Bank 0 | 2 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 1 | 0 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 2 | 1 | 2 | 3 | 3 | 4 | 4 | 10 |
| Bank 3 | 0 | 1 | 1 | 1 | 1 | 1 | 3 |
| Bank 4 | 0 | 1 | 1 | 1 | 2 | 2 | 4 |
| Bank 5 | 1 | 1 | 1 | 1 | 1 | 1 | 3 |
| VCC | 2 | 2 | 4 | 4 | 8 | 8 | 12 |
| GND | 4 | 8 | 10 | 12 | 24 | 24 | 48 |
| NC | 0 | 1 | 1 | 4 | 1 | 1 | 105 |
| Reserved for Configuration | 1 | 1 | 1 | 1 | v | 1 | 1 |
| Total Count of Bonded Pins | 39 | 100 | 132 | 144 | 256 | 256 | 484 |

Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

| | |
|--|---------------------------------------|
| LATTICE LCMXO2-1200ZE 1TG100C Datecode | LCMXO2 256ZE 1UG64C Datecode |
|--|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144C | 6864 | 1.2 V | –1 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-2TG144C | 6864 | 1.2 V | –2 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-3TG144C | 6864 | 1.2 V | –3 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-7000ZE-1BG256C | 6864 | 1.2 V | –1 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-2BG256C | 6864 | 1.2 V | –2 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-3BG256C | 6864 | 1.2 V | –3 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-7000ZE-1FTG256C | 6864 | 1.2 V | –1 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-2FTG256C | 6864 | 1.2 V | –2 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-3FTG256C | 6864 | 1.2 V | –3 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-7000ZE-1BG332C | 6864 | 1.2 V | –1 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-2BG332C | 6864 | 1.2 V | –2 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-3BG332C | 6864 | 1.2 V | –3 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-7000ZE-1FG484C | 6864 | 1.2 V | –1 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000ZE-2FG484C | 6864 | 1.2 V | –2 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-7000ZE-3FG484C | 6864 | 1.2 V | –3 | Halogen-Free fpBGA | 484 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200ZE-1TG100CR1 ¹ | 1280 | 1.2 V | –1 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-2TG100CR1 ¹ | 1280 | 1.2 V | –2 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-3TG100CR1 ¹ | 1280 | 1.2 V | –3 | Halogen-Free TQFP | 100 | COM |
| LCMXO2-1200ZE-1MG132CR1 ¹ | 1280 | 1.2 V | –1 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-2MG132CR1 ¹ | 1280 | 1.2 V | –2 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-3MG132CR1 ¹ | 1280 | 1.2 V | –3 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-1200ZE-1TG144CR1 ¹ | 1280 | 1.2 V | –1 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-2TG144CR1 ¹ | 1280 | 1.2 V | –2 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-1200ZE-3TG144CR1 ¹ | 1280 | 1.2 V | –3 | Halogen-Free TQFP | 144 | COM |

1. Specifications for the “LCMXO2-1200ZE-speed package CR1” are the same as the “LCMXO2-1200ZE-speed package C” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-2000UHC-4FG484C | 2112 | 2.5 V / 3.3 V | –4 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-2000UHC-5FG484C | 2112 | 2.5 V / 3.3 V | –5 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-2000UHC-6FG484C | 2112 | 2.5 V / 3.3 V | –6 | Halogen-Free fpBGA | 484 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HC-4QN84C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free QFN | 84 | COM |
| LCMXO2-4000HC-5QN84C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free QFN | 84 | COM |
| LCMXO2-4000HC-6QN84C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free QFN | 84 | COM |
| LCMXO2-4000HC-4MG132C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-4000HC-5MG132C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-4000HC-6MG132C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free csBGA | 132 | COM |
| LCMXO2-4000HC-4TG144C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-4000HC-5TG144C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-4000HC-6TG144C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free TQFP | 144 | COM |
| LCMXO2-4000HC-4BG256C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-4000HC-5BG256C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-4000HC-6BG256C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free caBGA | 256 | COM |
| LCMXO2-4000HC-4FTG256C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-4000HC-5FTG256C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-4000HC-6FTG256C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free ftBGA | 256 | COM |
| LCMXO2-4000HC-4BG332C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-4000HC-5BG332C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-4000HC-6BG332C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free caBGA | 332 | COM |
| LCMXO2-4000HC-4FG484C | 4320 | 2.5 V / 3.3 V | –4 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-4000HC-5FG484C | 4320 | 2.5 V / 3.3 V | –5 | Halogen-Free fpBGA | 484 | COM |
| LCMXO2-4000HC-6FG484C | 4320 | 2.5 V / 3.3 V | –6 | Halogen-Free fpBGA | 484 | COM |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HE-4MG132I | 4320 | 1.2 V | –4 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000HE-5MG132I | 4320 | 1.2 V | –5 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000HE-6MG132I | 4320 | 1.2 V | –6 | Halogen-Free csBGA | 132 | IND |
| LCMXO2-4000HE-4TG144I | 4320 | 1.2 V | –4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000HE-5TG144I | 4320 | 1.2 V | –5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000HE-6TG144I | 4320 | 1.2 V | –6 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-4000HE-4MG184I | 4320 | 1.2 V | –4 | Halogen-Free csBGA | 184 | IND |
| LCMXO2-4000HE-5MG184I | 4320 | 1.2 V | –5 | Halogen-Free csBGA | 184 | IND |
| LCMXO2-4000HE-6MG184I | 4320 | 1.2 V | –6 | Halogen-Free csBGA | 184 | IND |
| LCMXO2-4000HE-4BG256I | 4320 | 1.2 V | –4 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000HE-5BG256I | 4320 | 1.2 V | –5 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000HE-6BG256I | 4320 | 1.2 V | –6 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-4000HE-4FTG256I | 4320 | 1.2 V | –4 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000HE-5FTG256I | 4320 | 1.2 V | –5 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000HE-6FTG256I | 4320 | 1.2 V | –6 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-4000HE-4BG332I | 4320 | 1.2 V | –4 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000HE-5BG332I | 4320 | 1.2 V | –5 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000HE-6BG332I | 4320 | 1.2 V | –6 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-4000HE-4FG484I | 4320 | 1.2 V | –4 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000HE-5FG484I | 4320 | 1.2 V | –5 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-4000HE-6FG484I | 4320 | 1.2 V | –6 | Halogen-Free fpBGA | 484 | IND |

| Part Number | LUTs | Supply Voltage | Grade | Package | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HE-4TG144I | 6864 | 1.2 V | –4 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000HE-5TG144I | 6864 | 1.2 V | –5 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000HE-6TG144I | 6864 | 1.2 V | –6 | Halogen-Free TQFP | 144 | IND |
| LCMXO2-7000HE-4BG256I | 6864 | 1.2 V | –4 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000HE-5BG256I | 6864 | 1.2 V | –5 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000HE-6BG256I | 6864 | 1.2 V | –6 | Halogen-Free caBGA | 256 | IND |
| LCMXO2-7000HE-4FTG256I | 6864 | 1.2 V | –4 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000HE-5FTG256I | 6864 | 1.2 V | –5 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000HE-6FTG256I | 6864 | 1.2 V | –6 | Halogen-Free ftBGA | 256 | IND |
| LCMXO2-7000HE-4BG332I | 6864 | 1.2 V | –4 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000HE-5BG332I | 6864 | 1.2 V | –5 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000HE-6BG332I | 6864 | 1.2 V | –6 | Halogen-Free caBGA | 332 | IND |
| LCMXO2-7000HE-4FG484I | 6864 | 1.2 V | –4 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000HE-5FG484I | 6864 | 1.2 V | –5 | Halogen-Free fpBGA | 484 | IND |
| LCMXO2-7000HE-6FG484I | 6864 | 1.2 V | –6 | Halogen-Free fpBGA | 484 | IND |

For Further Information

A variety of technical notes for the MachXO2 family are available on the Lattice web site.

- TN1198, [Power Estimation and Management for MachXO2 Devices](#)
- TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#)
- TN1201, [Memory Usage Guide for MachXO2 Devices](#)
- TN1202, [MachXO2 sysIO Usage Guide](#)
- TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#)
- TN1204, [MachXO2 Programming and Configuration Usage Guide](#)
- TN1205, [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices](#)
- TN1206, [MachXO2 SRAM CRC Error Detection Usage Guide](#)
- TN1207, [Using TraceID in MachXO2 Devices](#)
- TN1074, [PCB Layout Recommendations for BGA Packages](#)
- TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#)
- AN8086, [Designing for Migration from MachXO2-1200-R1 to Standard \(non-R1\) Devices](#)
- AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#)
- [MachXO2 Device Pinout Files](#)
- [Thermal Management](#) document
- [Lattice design tools](#)

For further information on interface standards, refer to the following web sites:

- JEDEC Standards (LVTTTL, LVCMOS, LVDS, DDR, DDR2, LPDDR): www.jedec.org
- PCI: www.pcisig.com