

Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 540   |
| Number of Logic Elements/Cells | 4320  |
| Total RAM Bits                 | 94208   |
| Number of I/O                  | 206   |
| Number of Gates                | -   |
| Voltage - Supply               | 2.375V ~ 3.465V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (Tj)  |
| Package / Case                 | 256-LBGA  |
| Supplier Device Package        | 256-FTBGA (17x17)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000hc-5ftg256i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000hc-5ftg256i</a> |

---

## ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

## Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## Clock/Control Distribution Network

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes. The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes. The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.

The EBR memory supports three forms of write behavior for single or dual port operation:

1. **Normal** – Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** – A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
3. **Read-Before-Write** – When new data is being written, the old contents of the address appears at the output.

### FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

**Table 2-7. Programmable FIFO Flag Ranges**

| Flag Name         | Programming Range         |
|-------------------|---------------------------|
| Full (FF)         | 1 to max (up to $2^N-1$ ) |
| Almost Full (AF)  | 1 to Full-1               |
| Almost Empty (AE) | 1 to Full-1               |
| Empty (EF)        | 0                         |

N = Address bit width.

The FIFO state machine supports two types of reset signals: RST and RPRST. The RST signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RPRST signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

### Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.


## **Programmable I/O Cells (PIC)**

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.


On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.

**Figure 2-18. MachXO2-1200U, MachXO2-2000/U, MachXO2-4000 and MachXO2-7000 Banks**



**Figure 2-19. MachXO2-256, MachXO2-640/U and MachXO2-1200 Banks**




## Hardened Timer/Counter

MachXO2 devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports the following modes of operation:
  - Watchdog timer
  - Clear timer on compare match
  - Fast PWM
  - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture
- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- Stand-alone mode with preloaded control registers and direct reset input

**Figure 2-23. Timer/Counter Block Diagram**



**Table 2-17. Timer/Counter Signal Description**

| Port    | I/O | Description  |
|---------|-----|--|
| tc_clk  | I   | Timer/Counter input clock signal   |
| tc_rstn | I   | Register tc_rstn_ena is preloaded by configuration to always keep this pin enabled   |
| tc_ic   | I   | Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture tc_cnt value into tc_icr for time-stamping. |
| tc_int  | O   | Without WISHBONE – Can be used as overflow flag<br>With WISHBONE – Controlled by three IRQ registers   |
| tc_oc   | O   | Timer counter output signal  |

**Table 2-18. MachXO2 Power Saving Features Description**

| Device Subsystem                            | Feature Description   |
|---|---|
| Bandgap                                     | The bandgap can be turned off in standby mode. When the Bandgap is turned off, analog circuitry such as the POR, PLLs, on-chip oscillator, and referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2 V devices.   |
| Power-On-Reset (POR)                        | The POR can be turned off in standby mode. This monitors V <sub>CC</sub> levels. In the event of unsafe V <sub>CC</sub> drops, this circuit reconfigures the device. When the POR circuitry is turned off, limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable. |
| On-Chip Oscillator                          | The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.   |
| PLL   | Similar to the on-chip oscillator, the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.   |
| I/O Bank Controller                         | Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.   |
| Dynamic Clock Enable for Primary Clock Nets | Each primary clock net can be dynamically disabled to save power.   |
| Power Guard                                 | Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.                |

For more details on the standby mode refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

## Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V<sub>CCINT</sub> and V<sub>CCIO</sub> voltage levels during power-up and operation. At power-up, the POR circuitry monitors V<sub>CCINT</sub> and V<sub>CCIO0</sub> (controls configuration) voltage levels. It then triggers download from the on-chip configuration Flash memory after reaching the V<sub>PORUP</sub> level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V<sub>CCINT</sub> is the same as the V<sub>CC</sub> supply voltage. For devices with voltage regulators (HC devices), V<sub>CCINT</sub> is regulated from the V<sub>CC</sub> supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time (t<sub>REFRESH</sub>) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V<sub>CC</sub> voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode, the POR circuitry can optionally continue to monitor V<sub>CCINT</sub> levels. If V<sub>CCINT</sub> drops below V<sub>PORDNBG</sub> level (with the bandgap circuitry switched on) or below V<sub>PORDNSRAM</sub> level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V<sub>CCINT</sub> and V<sub>CCIO</sub> voltage levels. V<sub>PORDNBG</sub> and V<sub>PORDNSRAM</sub> are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the V<sub>PORDNSRAM</sub> reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V<sub>CC</sub> supply dropping below V<sub>CC</sub> (min) they should not shut down the bandgap or POR circuit.



# MachXO2 Family Data Sheet

## DC and Switching Characteristics

March 2017

Data Sheet DS1035

### Absolute Maximum Ratings<sup>1, 2, 3</sup>

|   | MachXO2 ZE/HE (1.2 V) | MachXO2 HC (2.5 V / 3.3 V) |
|---|-----------------------|----------------------------|
| Supply Voltage $V_{CC}$                       | –0.5 V to 1.32 V      | –0.5 V to 3.75 V           |
| Output Supply Voltage $V_{CCIO}$              | –0.5 V to 3.75 V      | –0.5 V to 3.75 V           |
| I/O Tri-state Voltage Applied <sup>4, 5</sup> | –0.5 V to 3.75 V      | –0.5 V to 3.75 V           |
| Dedicated Input Voltage Applied <sup>4</sup>  | –0.5 V to 3.75 V      | –0.5 V to 3.75 V           |
| Storage Temperature (Ambient)                 | –55 °C to 125 °C      | –55 °C to 125 °C           |
| Junction Temperature ( $T_J$ )                | –40 °C to 125 °C      | –40 °C to 125 °C           |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Overshoot and undershoot of –2 V to ( $V_{IHMAX} + 2$ ) volts is permitted for a duration of <20 ns.
5. The dual function I<sup>2</sup>C pins SCL and SDA are limited to –0.25 V to 3.75 V or to –0.3 V with a duration of <20 ns.

### Recommended Operating Conditions<sup>1</sup>

| Symbol               | Parameter                                     | Min.  | Max. | Units |
|----------------------|---|-------|------|-------|
| $V_{CC}^1$           | Core Supply Voltage for 1.2 V Devices         | 1.14  | 1.26 | V     |
|                      | Core Supply Voltage for 2.5 V / 3.3 V Devices | 2.375 | 3.6  | V     |
| $V_{CCIO}^{1, 2, 3}$ | I/O Driver Supply Voltage                     | 1.14  | 3.6  | V     |
| $t_{JCOM}$           | Junction Temperature Commercial Operation     | 0     | 85   | °C    |
| $t_{JIND}$           | Junction Temperature Industrial Operation     | –40   | 100  | °C    |

1. Like power supplies must be tied together. For example, if  $V_{CCIO}$  and  $V_{CC}$  are both the same voltage, they must also be the same supply.
2. See recommended voltages by I/O standard in subsequent table.
3.  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

### Power Supply Ramp Rates<sup>1</sup>

| Symbol     | Parameter                                       | Min. | Typ. | Max. | Units |
|------------|---|------|------|------|-------|
| $t_{RAMP}$ | Power supply ramp rates for all power supplies. | 0.01 | —    | 100  | V/ms  |

1. Assumes monotonic ramp rates.



### DC Electrical Characteristics

#### Over Recommended Operating Conditions


| Symbol                 | Parameter  | Condition  | Min.           | Typ. | Max.           | Units   |
|------------------------|--|--|----------------|------|----------------|---------|
| $I_{IL}, I_{IH}^{1,4}$ | Input or I/O Leakage                               | Clamp OFF and $V_{CCIO} < V_{IN} < V_{IH} (MAX)$   | —              | —    | +175           | $\mu A$ |
|                        |  | Clamp OFF and $V_{IN} = V_{CCIO}$  | -10            | —    | 10             | $\mu A$ |
|                        |  | Clamp OFF and $V_{CCIO} - 0.97 V < V_{IN} < V_{CCIO}$  | -175           | —    | —              | $\mu A$ |
|                        |  | Clamp OFF and $0 V < V_{IN} < V_{CCIO} - 0.97 V$   | —              | —    | 10             | $\mu A$ |
|                        |  | Clamp OFF and $V_{IN} = GND$   | —              | —    | 10             | $\mu A$ |
|                        |  | Clamp ON and $0 V < V_{IN} < V_{CCIO}$   | —              | —    | 10             | $\mu A$ |
| $I_{PU}$               | I/O Active Pull-up Current                         | $0 < V_{IN} < 0.7 V_{CCIO}$  | -30            | —    | -309           | $\mu A$ |
| $I_{PD}$               | I/O Active Pull-down Current                       | $V_{IL} (MAX) < V_{IN} < V_{CCIO}$   | 30             | —    | 305            | $\mu A$ |
| $I_{BHLS}$             | Bus Hold Low sustaining current                    | $V_{IN} = V_{IL} (MAX)$  | 30             | —    | —              | $\mu A$ |
| $I_{BHHS}$             | Bus Hold High sustaining current                   | $V_{IN} = 0.7 V_{CCIO}$  | -30            | —    | —              | $\mu A$ |
| $I_{BHLO}$             | Bus Hold Low Overdrive current                     | $0 \leq V_{IN} \leq V_{CCIO}$  | —              | —    | 305            | $\mu A$ |
| $I_{BHHO}$             | Bus Hold High Overdrive current                    | $0 \leq V_{IN} \leq V_{CCIO}$  | —              | —    | -309           | $\mu A$ |
| $V_{BHT}^3$            | Bus Hold Trip Points                               |  | $V_{IL} (MAX)$ | —    | $V_{IH} (MIN)$ | V       |
| C1                     | I/O Capacitance <sup>2</sup>                       | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | 3              | 5    | 9              | pF      |
| C2                     | Dedicated Input Capacitance <sup>2</sup>           | $V_{CCIO} = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | 3              | 5.5  | 7              | pF      |
| $V_{HYST}$             | Hysteresis for Schmitt Trigger Inputs <sup>5</sup> | $V_{CCIO} = 3.3 V, \text{Hysteresis} = \text{Large}$   | —              | 450  | —              | mV      |
|                        |  | $V_{CCIO} = 2.5 V, \text{Hysteresis} = \text{Large}$   | —              | 250  | —              | mV      |
|                        |  | $V_{CCIO} = 1.8 V, \text{Hysteresis} = \text{Large}$   | —              | 125  | —              | mV      |
|                        |  | $V_{CCIO} = 1.5 V, \text{Hysteresis} = \text{Large}$   | —              | 100  | —              | mV      |
|                        |  | $V_{CCIO} = 3.3 V, \text{Hysteresis} = \text{Small}$   | —              | 250  | —              | mV      |
|                        |  | $V_{CCIO} = 2.5 V, \text{Hysteresis} = \text{Small}$   | —              | 150  | —              | mV      |
|                        |  | $V_{CCIO} = 1.8 V, \text{Hysteresis} = \text{Small}$   | —              | 60   | —              | mV      |
|                        |  | $V_{CCIO} = 1.5 V, \text{Hysteresis} = \text{Small}$   | —              | 40   | —              | mV      |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2.  $T_A = 25^\circ C, f = 1.0 \text{ MHz}$ .
3. Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.
4. When  $V_{IH}$  is higher than  $V_{CCIO}$ , a transient current typically of 30 ns in duration or less with a peak current of 6 mA can occur on the high-to-low transition. For true LVDS output pins in MachXO2-640U, MachXO2-1200/U and larger devices,  $V_{IH}$  must be less than or equal to  $V_{CCIO}$ .
5. With bus keeper circuit turned on. For more details, refer to TN1202, [MachXO2 sysIO Usage Guide](#).

### BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

**Figure 3-2. BLVDS Multi-point Output Example**



**Table 3-2. BLVDS DC Conditions<sup>1</sup>**

#### Over Recommended Operating Conditions

| Symbol              | Description                 | Nominal |         | Units |
|---------------------|-----------------------------|---------|---------|-------|
|                     |                             | Zo = 45 | Zo = 90 |       |
| Z <sub>OUT</sub>    | Output impedance            | 20      | 20      | Ohms  |
| R <sub>S</sub>      | Driver series resistance    | 80      | 80      | Ohms  |
| R <sub>TLEFT</sub>  | Left end termination        | 45      | 90      | Ohms  |
| R <sub>TRIGHT</sub> | Right end termination       | 45      | 90      | Ohms  |
| V <sub>OH</sub>     | Output high voltage         | 1.376   | 1.480   | V     |
| V <sub>OL</sub>     | Output low voltage          | 1.124   | 1.020   | V     |
| V <sub>OD</sub>     | Output differential voltage | 0.253   | 0.459   | V     |
| V <sub>CM</sub>     | Output common mode voltage  | 1.250   | 1.250   | V     |
| I <sub>DC</sub>     | DC output current           | 11.236  | 10.204  | mA    |

1. For input buffer, see LVDS table.

## Typical Building Block Function Performance – ZE Devices<sup>1</sup>

### Pin-to-Pin Performance (LVCMOS25 12 mA Drive)

| Function               | –3 Timing | Units |
|------------------------|-----------|-------|
| <b>Basic Functions</b> |           |       |
| 16-bit decoder         | 13.9      | ns    |
| 4:1 MUX                | 10.9      | ns    |
| 16:1 MUX               | 12.0      | ns    |

### Register-to-Register Performance

| Function   | –3 Timing | Units |
|--|-----------|-------|
| <b>Basic Functions</b>   |           |       |
| 16:1 MUX   | 191       | MHz   |
| 16-bit adder   | 134       | MHz   |
| 16-bit counter   | 148       | MHz   |
| 64-bit counter   | 77        | MHz   |
| <b>Embedded Memory Functions</b>   |           |       |
| 1024x9 True-Dual Port RAM<br>(Write Through or Normal, EBR output registers) | 90        | MHz   |
| <b>Distributed Memory Functions</b>  |           |       |
| 16x4 Pseudo-Dual Port RAM (one PFU)  | 214       | MHz   |

1. The above timing numbers are generated using the Diamond design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

## Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

| Parameter  | Description   | Device  | -6    |       | -5    |       | -4    |       | Units |
|--|---|---|-------|-------|-------|-------|-------|-------|-------|
|  |   |   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| Generic DDR4 Inputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR4_RX.ECLK.Aligned <sup>9, 12</sup>   |   |   |       |       |       |       |       |       |       |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                               | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices,<br>bottom side only. <sup>11</sup> | —     | 0.290 | —     | 0.320 | —     | 0.345 | UI    |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                |   | 0.739 | —     | 0.699 | —     | 0.703 | —     | UI    |
| f <sub>DATA</sub>  | DDR4 Serial Input Data Speed                              |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR4</sub>  | DDR4 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| Generic DDR4 Inputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR4_RX.ECLK.Centered <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>SU</sub>  | Input Data Setup Before ECLK                              | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices,<br>bottom side only. <sup>11</sup> | 0.233 | —     | 0.219 | —     | 0.198 | —     | ns    |
| t <sub>HO</sub>  | Input Data Hold After ECLK                                |   | 0.287 | —     | 0.287 | —     | 0.344 | —     | ns    |
| f <sub>DATA</sub>  | DDR4 Serial Input Data Speed                              |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR4</sub>  | DDR4 ECLK Frequency                                       |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 95    | —     | 79    | —     | 66    | MHz   |
| 7:1 LVDS Inputs (GDDR71_RX.ECLK.7:1) <sup>9, 12</sup>  |   |   |       |       |       |       |       |       |       |
| t <sub>DVA</sub>   | Input Data Valid After ECLK                               | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, bottom<br>side only. <sup>11</sup> | —     | 0.290 | —     | 0.320 | —     | 0.345 | UI    |
| t <sub>DVE</sub>   | Input Data Hold After ECLK                                |   | 0.739 | —     | 0.699 | —     | 0.703 | —     | UI    |
| f <sub>DATA</sub>  | DDR71 Serial Input Data Speed                             |   | —     | 756   | —     | 630   | —     | 524   | Mbps  |
| f <sub>DDR71</sub>   | DDR71 ECLK Frequency                                      |   | —     | 378   | —     | 315   | —     | 262   | MHz   |
| f <sub>CLKIN</sub>   | 7:1 Input Clock Frequency (SCLK) (minimum limited by PLL) |   | —     | 108   | —     | 90    | —     | 75    | MHz   |
| Generic DDR Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR1_TX.SCLK.Aligned <sup>9, 12</sup>   |   |   |       |       |       |       |       |       |       |
| t <sub>DIA</sub>   | Output Data Invalid After CLK Output                      | All MachXO2 devices,<br>all sides.  | —     | 0.520 | —     | 0.550 | —     | 0.580 | ns    |
| t <sub>DIB</sub>   | Output Data Invalid Before CLK Output                     |   | —     | 0.520 | —     | 0.550 | —     | 0.580 | ns    |
| f <sub>DATA</sub>  | DDR1 Output Data Speed                                    |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>DDR1</sub>  | DDR1 SCLK frequency                                       |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| Generic DDR Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDR1_TX.SCLK.Centered <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>DVB</sub>   | Output Data Valid Before CLK Output                       | All MachXO2 devices,<br>all sides.  | 1.210 | —     | 1.510 | —     | 1.870 | —     | ns    |
| t <sub>DVA</sub>   | Output Data Valid After CLK Output                        |   | 1.210 | —     | 1.510 | —     | 1.870 | —     | ns    |
| f <sub>DATA</sub>  | DDR1 Output Data Speed                                    |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>DDR1</sub>  | DDR1 SCLK Frequency (minimum limited by PLL)              |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| Generic DDRX2 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDR2_TX.ECLK.Aligned <sup>9, 12</sup> |   |   |       |       |       |       |       |       |       |
| t <sub>DIA</sub>   | Output Data Invalid After CLK Output                      | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side<br>only.                  | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| t <sub>DIB</sub>   | Output Data Invalid Before CLK Output                     |   | —     | 0.200 | —     | 0.215 | —     | 0.230 | ns    |
| f <sub>DATA</sub>  | DDR2 Serial Output Data Speed                             |   | —     | 664   | —     | 554   | —     | 462   | Mbps  |
| f <sub>DDR2</sub>  | DDR2 ECLK frequency                                       |   | —     | 332   | —     | 277   | —     | 231   | MHz   |
| f <sub>SCLK</sub>  | SCLK Frequency  |   | —     | 166   | —     | 139   | —     | 116   | MHz   |

| Parameter              | Description                           | Device  | -6    |       | -5    |       | -4    |       | Units |
|------------------------|---------------------------------------|---|-------|-------|-------|-------|-------|-------|-------|
|                        |                                       |   | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  |       |
| LPDDR <sup>9, 12</sup> |                                       |   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.369 | —     | 0.395 | —     | 0.421 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |   | 0.529 | —     | 0.530 | —     | 0.527 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM LPDDR Serial Data Speed           |   | —     | 280   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |   | —     | 140   | —     | 125   | —     | 104   | MHz   |
| f <sub>LPDDR</sub>     | LPDDR Data Transfer Rate              |   | 0     | 280   | 0     | 250   | 0     | 208   | Mbps  |
| DDR <sup>9, 12</sup>   |                                       |   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.350 | —     | 0.387 | —     | 0.414 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |   | 0.545 | —     | 0.538 | —     | 0.532 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed             |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| f <sub>MEM_DDR</sub>   | MEM DDR Data Transfer Rate            |   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |
| DDR2 <sup>9, 12</sup>  |                                       |   |       |       |       |       |       |       |       |
| t <sub>DVADQ</sub>     | Input Data Valid After DQS Input      | MachXO2-1200/U and larger devices, right side only. <sup>13</sup> | —     | 0.360 | —     | 0.378 | —     | 0.406 | UI    |
| t <sub>DVEDQ</sub>     | Input Data Hold After DQS Input       |   | 0.555 | —     | 0.549 | —     | 0.542 | —     | UI    |
| t <sub>DQVBS</sub>     | Output Data Invalid Before DQS Output |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| t <sub>DQVAS</sub>     | Output Data Invalid After DQS Output  |   | 0.25  | —     | 0.25  | —     | 0.25  | —     | UI    |
| f <sub>DATA</sub>      | MEM DDR Serial Data Speed             |   | —     | 300   | —     | 250   | —     | 208   | Mbps  |
| f <sub>SCLK</sub>      | SCLK Frequency                        |   | —     | 150   | —     | 125   | —     | 104   | MHz   |
| f <sub>MEM_DDR2</sub>  | MEM DDR2 Data Transfer Rate           |   | N/A   | 300   | N/A   | 250   | N/A   | 208   | Mbps  |

- Exact performance may vary with device and design implementation. Commercial timing numbers are shown at 85 °C and 1.14 V. Other operating conditions, including industrial, can be extracted from the Diamond software.
- General I/O timing numbers based on LVCMOS 2.5, 8 mA, 0pf load, fast slew rate.
- Generic DDR timing numbers based on LVDS I/O (for input, output, and clock ports).
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.
- 7:1 LVDS (GDDR71) uses the LVDS I/O standard (for input, output, and clock ports).
- For Generic DDRX1 mode  $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03 \text{ ns})/2$ .
- The  $t_{SU\_DEL}$  and  $t_{H\_DEL}$  values use the SCLK\_ZERHOLD default step size. Each step is 105 ps (-6), 113 ps (-5), 120 ps (-4).
- This number for general purpose usage. Duty cycle tolerance is +/- 10%.
- Duty cycle is +/-5% for system usage.
- The above timing numbers are generated using the Diamond design tool. Exact performance may vary with the device selected.
- High-speed DDR and LVDS not supported in SG32 (32 QFN) packages.
- Advance information for MachXO2 devices in 48 QFN packages.
- DDR memory interface not supported in QN84 (84 QFN) and SG32 (32 QFN) packages.

|  | MachXO2-1200 |           |          |          |                     | MachXO2-1200U |
|--|--------------|-----------|----------|----------|---------------------|---------------|
|  | 100 TQFP     | 132 csBGA | 144 TQFP | 25 WLCSP | 32 QFN <sup>1</sup> | 256 ftBGA     |
| <b>General Purpose I/O per Bank</b>                    |              |           |          |          |                     |               |
| Bank 0   | 18           | 25        | 27       | 11       | 9                   | 50            |
| Bank 1   | 21           | 26        | 26       | 0        | 2                   | 52            |
| Bank 2   | 20           | 28        | 28       | 7        | 9                   | 52            |
| Bank 3   | 20           | 25        | 26       | 0        | 2                   | 16            |
| Bank 4   | 0            | 0         | 0        | 0        | 0                   | 16            |
| Bank 5   | 0            | 0         | 0        | 0        | 0                   | 20            |
| Total General Purpose Single Ended I/O                 | 79           | 104       | 107      | 18       | 22                  | 206           |
| <b>Differential I/O per Bank</b>                       |              |           |          |          |                     |               |
| Bank 0   | 9            | 13        | 14       | 5        | 4                   | 25            |
| Bank 1   | 10           | 13        | 13       | 0        | 1                   | 26            |
| Bank 2   | 10           | 14        | 14       | 2        | 4                   | 26            |
| Bank 3   | 10           | 12        | 13       | 0        | 1                   | 8             |
| Bank 4   | 0            | 0         | 0        | 0        | 0                   | 8             |
| Bank 5   | 0            | 0         | 0        | 0        | 0                   | 10            |
| Total General Purpose Differential I/O                 | 39           | 52        | 54       | 7        | 10                  | 103           |
| <b>Dual Function I/O</b>                               |              |           |          |          |                     |               |
|  | 31           | 33        | 33       | 18       | 22                  | 33            |
| <b>High-speed Differential I/O</b>                     |              |           |          |          |                     |               |
| Bank 0   | 4            | 7         | 7        | 0        | 0                   | 14            |
| <b>Gearboxes</b>                                       |              |           |          |          |                     |               |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 4            | 7         | 7        | 0        | 0                   | 14            |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 5            | 7         | 7        | 0        | 2                   | 14            |
| <b>DQS Groups</b>                                      |              |           |          |          |                     |               |
| Bank 1   | 1            | 2         | 2        | 0        | 0                   | 2             |
| <b>VCCIO Pins</b>                                      |              |           |          |          |                     |               |
| Bank 0   | 2            | 3         | 3        | 1        | 2                   | 4             |
| Bank 1   | 2            | 3         | 3        | 0        | 1                   | 4             |
| Bank 2   | 2            | 3         | 3        | 1        | 2                   | 4             |
| Bank 3   | 3            | 3         | 3        | 0        | 1                   | 1             |
| Bank 4   | 0            | 0         | 0        | 0        | 0                   | 2             |
| Bank 5   | 0            | 0         | 0        | 0        | 0                   | 1             |
| <b>VCC</b>   |              |           |          |          |                     |               |
|  | 2            | 4         | 4        | 2        | 2                   | 8             |
| <b>GND</b>   |              |           |          |          |                     |               |
|  | 8            | 10        | 12       | 2        | 2                   | 24            |
| <b>NC</b>  |              |           |          |          |                     |               |
|  | 1            | 1         | 8        | 0        | 0                   | 1             |
| <b>Reserved for Configuration</b>                      |              |           |          |          |                     |               |
|  | 1            | 1         | 1        | 1        | 1                   | 1             |
| Total Count of Bonded Pins                             | 100          | 132       | 144      | 25       | 32                  | 256           |

1. Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.

|  | MachXO2-4000 |              |             |              |              |              |              |              |
|--|--------------|--------------|-------------|--------------|--------------|--------------|--------------|--------------|
|  | 84<br>QFN    | 132<br>csBGA | 144<br>TQFP | 184<br>csBGA | 256<br>caBGA | 256<br>ftBGA | 332<br>caBGA | 484<br>fpBGA |
| <b>General Purpose I/O per Bank</b>                    |              |              |             |              |              |              |              |              |
| Bank 0   | 27           | 25           | 27          | 37           | 50           | 50           | 68           | 70           |
| Bank 1   | 10           | 26           | 29          | 37           | 52           | 52           | 68           | 68           |
| Bank 2   | 22           | 28           | 29          | 39           | 52           | 52           | 70           | 72           |
| Bank 3   | 0            | 7            | 9           | 10           | 16           | 16           | 24           | 24           |
| Bank 4   | 9            | 8            | 10          | 12           | 16           | 16           | 16           | 16           |
| Bank 5   | 0            | 10           | 10          | 15           | 20           | 20           | 28           | 28           |
| Total General Purpose Single Ended I/O                 | 68           | 104          | 114         | 150          | 206          | 206          | 274          | 278          |
| <b>Differential I/O per Bank</b>                       |              |              |             |              |              |              |              |              |
| Bank 0   | 13           | 13           | 14          | 18           | 25           | 25           | 34           | 35           |
| Bank 1   | 4            | 13           | 14          | 18           | 26           | 26           | 34           | 34           |
| Bank 2   | 11           | 14           | 14          | 19           | 26           | 26           | 35           | 36           |
| Bank 3   | 0            | 3            | 4           | 4            | 8            | 8            | 12           | 12           |
| Bank 4   | 4            | 4            | 5           | 6            | 8            | 8            | 8            | 8            |
| Bank 5   | 0            | 5            | 5           | 7            | 10           | 10           | 14           | 14           |
| Total General Purpose Differential I/O                 | 32           | 52           | 56          | 72           | 103          | 103          | 137          | 139          |
| <b>Dual Function I/O</b>                               |              |              |             |              |              |              |              |              |
|  | 28           | 37           | 37          | 37           | 37           | 37           | 37           | 37           |
| <b>High-speed Differential I/O</b>                     |              |              |             |              |              |              |              |              |
| Bank 0   | 8            | 8            | 9           | 8            | 18           | 18           | 18           | 18           |
| <b>Gearboxes</b>                                       |              |              |             |              |              |              |              |              |
| Number of 7:1 or 8:1 Output Gearbox Available (Bank 0) | 8            | 8            | 9           | 9            | 18           | 18           | 18           | 18           |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)  | 11           | 14           | 14          | 12           | 18           | 18           | 18           | 18           |
| <b>DQS Groups</b>                                      |              |              |             |              |              |              |              |              |
| Bank 1   | 1            | 2            | 2           | 2            | 2            | 2            | 2            | 2            |
| <b>VCCIO Pins</b>                                      |              |              |             |              |              |              |              |              |
| Bank 0   | 3            | 3            | 3           | 3            | 4            | 4            | 4            | 10           |
| Bank 1   | 1            | 3            | 3           | 3            | 4            | 4            | 4            | 10           |
| Bank 2   | 2            | 3            | 3           | 3            | 4            | 4            | 4            | 10           |
| Bank 3   | 1            | 1            | 1           | 1            | 1            | 1            | 2            | 3            |
| Bank 4   | 1            | 1            | 1           | 1            | 2            | 2            | 1            | 4            |
| Bank 5   | 1            | 1            | 1           | 1            | 1            | 1            | 2            | 3            |
| <b>VCC</b>   |              |              |             |              |              |              |              |              |
|  | 4            | 4            | 4           | 4            | 8            | 8            | 8            | 12           |
| <b>GND</b>   |              |              |             |              |              |              |              |              |
|  | 4            | 10           | 12          | 16           | 24           | 24           | 27           | 48           |
| <b>NC</b>  |              |              |             |              |              |              |              |              |
|  | 1            | 1            | 1           | 1            | 1            | 1            | 5            | 105          |
| <b>Reserved for configuration</b>                      |              |              |             |              |              |              |              |              |
|  | 1            | 1            | 1           | 1            | 1            | 1            | 1            | 1            |
| Total Count of Bonded Pins                             | 84           | 132          | 144         | 184          | 256          | 256          | 332          | 484          |

## Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:

|  |                                       |
|--|---------------------------------------|
| <b>LATTICE</b><br>LCMXO2-1200ZE<br>1TG100C<br>Datecode | LCMXO2<br>256ZE<br>1UG64C<br>Datecode |
|--|---------------------------------------|

Notes:

1. Markings are abbreviated for small packages.
2. See [PCN 05A-12](#) for information regarding a change to the top-side mark logo.



| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-5TG144C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-6TG144C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000HC-4BG256C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-5BG256C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-6BG256C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000HC-4FTG256C | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-5FTG256C | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-6FTG256C | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000HC-4BG332C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-5BG332C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-6BG332C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000HC-4FG400C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-5FG400C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-6FG400C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 400   | COM   |
| LCMXO2-7000HC-4FG484C  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-5FG484C  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000HC-6FG484C  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-1200HC-4TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-5TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-6TG100CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-1200HC-4MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-5MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-6MG132CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-1200HC-4TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-5TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-1200HC-6TG144CR1 <sup>1</sup> | 1280 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | COM   |

1. Specifications for the “LCMXO2-1200HC-speed package CR1” are the same as the “LCMXO2-1200HC-speed package C” devices respectively, except as specified in the [R1 Device Specifications](#) section of this data sheet.

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000ZE-1QN84I   | 4320 | 1.2 V          | –1    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-2QN84I   | 4320 | 1.2 V          | –2    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-3QN84I   | 4320 | 1.2 V          | –3    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000ZE-1MG132I  | 4320 | 1.2 V          | –1    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-2MG132I  | 4320 | 1.2 V          | –2    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-3MG132I  | 4320 | 1.2 V          | –3    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000ZE-1TG144I  | 4320 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-2TG144I  | 4320 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-3TG144I  | 4320 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000ZE-1BG256I  | 4320 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-2BG256I  | 4320 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-3BG256I  | 4320 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000ZE-1FTG256I | 4320 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-2FTG256I | 4320 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-3FTG256I | 4320 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000ZE-1BG332I  | 4320 | 1.2 V          | –1    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-2BG332I  | 4320 | 1.2 V          | –2    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-3BG332I  | 4320 | 1.2 V          | –3    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000ZE-1FG484I  | 4320 | 1.2 V          | –1    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000ZE-2FG484I  | 4320 | 1.2 V          | –2    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000ZE-3FG484I  | 4320 | 1.2 V          | –3    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144I  | 6864 | 1.2 V          | –1    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-2TG144I  | 6864 | 1.2 V          | –2    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-3TG144I  | 6864 | 1.2 V          | –3    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000ZE-1BG256I  | 6864 | 1.2 V          | –1    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-2BG256I  | 6864 | 1.2 V          | –2    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-3BG256I  | 6864 | 1.2 V          | –3    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000ZE-1FTG256I | 6864 | 1.2 V          | –1    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-2FTG256I | 6864 | 1.2 V          | –2    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-3FTG256I | 6864 | 1.2 V          | –3    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000ZE-1BG332I  | 6864 | 1.2 V          | –1    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-2BG332I  | 6864 | 1.2 V          | –2    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-3BG332I  | 6864 | 1.2 V          | –3    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000ZE-1FG484I  | 6864 | 1.2 V          | –1    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000ZE-2FG484I  | 6864 | 1.2 V          | –2    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000ZE-3FG484I  | 6864 | 1.2 V          | –3    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-4000HC-4QN84I   | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-5QN84I   | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-6QN84I   | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free QFN   | 84    | IND   |
| LCMXO2-4000HC-4TG144I  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-5TG144I  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-6TG144I  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-4000HC-4MG132I  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-5MG132I  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-6MG132I  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-4000HC-4BG256I  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-5BG256I  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-6BG256I  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-4000HC-4FTG256I | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-5FTG256I | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-6FTG256I | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-4000HC-4BG332I  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-5BG332I  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-6BG332I  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-4000HC-4FG484I  | 4320 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-5FG484I  | 4320 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-4000HC-6FG484I  | 4320 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | IND   |

| Part Number            | LUTs | Supply Voltage | Grade | Package            | Leads | Temp. |
|------------------------|------|----------------|-------|--------------------|-------|-------|
| LCMXO2-7000HC-4TG144I  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-5TG144I  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-6TG144I  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free TQFP  | 144   | IND   |
| LCMXO2-7000HC-4BG256I  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-5BG256I  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-6BG256I  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 256   | IND   |
| LCMXO2-7000HC-4FTG256I | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-5FTG256I | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-6FTG256I | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free ftBGA | 256   | IND   |
| LCMXO2-7000HC-4BG332I  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-5BG332I  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-6BG332I  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free caBGA | 332   | IND   |
| LCMXO2-7000HC-4FG400I  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-5FG400I  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-6FG400I  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 400   | IND   |
| LCMXO2-7000HC-4FG484I  | 6864 | 2.5 V / 3.3 V  | –4    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-5FG484I  | 6864 | 2.5 V / 3.3 V  | –5    | Halogen-Free fpBGA | 484   | IND   |
| LCMXO2-7000HC-6FG484I  | 6864 | 2.5 V / 3.3 V  | –6    | Halogen-Free fpBGA | 484   | IND   |

# MachXO2 Family Data Sheet

## Revision History

March 2017

Data Sheet DS1035

| Date       | Version | Section                          | Change Summary   |
|------------|---------|----------------------------------|--|
| March 2017 | 3.3     | DC and Switching Characteristics | Updated the <a href="#">Absolute Maximum Ratings</a> section. Added standards.   |
|            |         |                                  | Updated the <a href="#">sysIO Recommended Operating Conditions</a> section. Added standards.   |
|            |         |                                  | Updated the <a href="#">sysIO Single-Ended DC Electrical Characteristics</a> section. Added standards.   |
|            |         |                                  | Updated the <a href="#">MachXO2 External Switching Characteristics – HC/HE Devices</a> section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the $D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter descriptions were also modified.   |
|            |         |                                  | Updated the <a href="#">MachXO2 External Switching Characteristics – ZE Devices</a> section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the $D_{VB}$ and the $D_{VA}$ parameters were changed to $D_{IB}$ and $D_{IA}$ . The parameter descriptions were also modified.  |
|            |         |                                  | Updated the <a href="#">sysCONFIG Port Timing Specifications</a> section. Corrected the $t_{INITL}$ units from ns to $\mu$ s.  |
|            |         | Pinout Information               | Updated the <a href="#">Signal Descriptions</a> section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals.  |
|            |         |                                  | Updated the <a href="#">Pinout Information Summary</a> section. Added footnote to MachXO2-1200 32 QFN.   |
|            |         | Ordering Information             | Updated the <a href="#">MachXO2 Part Number Description</a> section. Corrected the MG184, BG256, FTG256 package information. Added “(0.8 mm Pitch)” to BG332.  |
|            |         |                                  | Updated the <a href="#">Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging</a> section.<br>— Updated LCMXO2-1200ZE-1UWG25ITR50 footnote.<br>— Corrected footnote numbering typo.<br>— Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2-2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s. |

| Date         | Version | Section                          | Change Summary   |
|--------------|---------|----------------------------------|--|
| January 2013 | 02.0    | Introduction                     | Updated the total number IOs to include JTAGENB.   |
|              |         | Architecture                     | Supported Output Standards table – Added 3.3 V <sub>CCIO</sub> (Typ.) to LVDS row.   |
|              |         |                                  | Changed SRAM CRC Error Detection to Soft Error Detection.  |
|              |         | DC and Switching Characteristics | Power Supply Ramp Rates table – Updated Units column for t <sub>RAMP</sub> symbol.   |
|              |         |                                  | Added new Maximum sysIO Buffer Performance table.  |
|              |         |                                  | sysCLOCK PLL Timing table – Updated Min. column values for f <sub>IN</sub> , f <sub>OUT</sub> , f <sub>OUT2</sub> and f <sub>PFD</sub> parameters. Added t <sub>SPO</sub> parameter. Updated footnote 6. |
|              |         |                                  | MachXO2 Oscillator Output Frequency table – Updated symbol name for t <sub>STABLEOSC</sub> .   |
|              |         |                                  | DC Electrical Characteristics table – Updated conditions for I <sub>IL</sub> , I <sub>IH</sub> symbols.  |
|              |         |                                  | Corrected parameters tDQVBS and tDQVAS   |
|              |         |                                  | Corrected MachXO2 ZE parameters tDVADQ and tDVEDQ  |
|              |         | Pinout Information               | Included the MachXO2-4000HE 184 csBGA package.   |
|              |         | Ordering Information             | Updated part number.   |
| April 2012   | 01.9    | Architecture                     | Removed references to TN1200.  |
|              |         | Ordering Information             | Updated the Device Status portion of the MachXO2 Part Number Description to include the 50 parts per reel for the WLCSP package.   |
|              |         |                                  | Added new part number and footnote 2 for LCMXO2-1200ZE-1UWG25ITR50.  |
|              |         |                                  | Updated footnote 1 for LCMXO2-1200ZE-1UWG25ITR.  |
|              |         | Supplemental Information         | Removed references to TN1200.  |
| March 2012   | 01.8    | Introduction                     | Added 32 QFN packaging information to Features bullets and MachXO2 Family Selection Guide table.   |
|              |         | DC and Switching Characteristics | Changed 'STANDBY' to 'USERSTDBY' in Standby Mode timing diagram.   |
|              |         | Pinout Information               | Removed footnote from Pin Information Summary tables.  |
|              |         |                                  | Added 32 QFN package to Pin Information Summary table.   |
|              |         | Ordering Information             | Updated Part Number Description and Ordering Information tables for 32 QFN package.  |
|              |         |                                  | Updated topside mark diagram in the Ordering Information section.  |