

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 540  |
| Number of Logic Elements/Cells | 4320   |
| Total RAM Bits                 | 94208  |
| Number of I/O                  | 206  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 256-LFBGA  |
| Supplier Device Package        | 256-CABGA (14x14)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lcmxo2-4000he-4bg256c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-3. PFU Block Diagram



#### **Slices**

Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chipselect and wider RAM/ROM functions.

Table 2-1. Resources and Modes Available per Slice

|         | PFU Block               |                         |  |  |  |  |  |
|---------|-------------------------|-------------------------|--|--|--|--|--|
| Slice   | Resources               | Modes                   |  |  |  |  |  |
| Slice 0 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |  |  |  |  |  |
| Slice 1 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |  |  |  |  |  |
| Slice 2 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM |  |  |  |  |  |
| Slice 3 | 2 LUT4s and 2 Registers | Logic, Ripple, ROM      |  |  |  |  |  |

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.



#### **Modes of Operation**

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

#### **Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- · Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- · Up counter 2-bit
- · Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- · Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

#### **RAM Mode**

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals.

MachXO2 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO2 devices, please see TN1201, Memory Usage Guide for MachXO2 Devices.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

|                  | SPR 16x4 | PDPR 16x4 |
|------------------|----------|-----------|
| Number of slices | 3        | 3         |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM



#### **ROM Mode**

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, Memory Usage Guide for MachXO2 Devices.

### Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

#### **Clock/Control Distribution Network**

Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]\_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.


The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs and PICs. In addition to the primary clock signals, MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The maximum frequency for the primary clock network is shown in the MachXO2 External Switching Characteristics table.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-640U, MachXO2-1200/U and larger devices are generated from eight 27:1 muxes The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.



Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-640U, MachXO2-1200/U and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows the user to generate an output clock which is a non-integer multiple of the input frequency. For more information about using the PLL with Fractional-N synthesis, please see TN1199, MachXO2 sysCLOCK PLL Design and Usage Guide.

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The output dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock.



# Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair.

The MachXO2-640U, MachXO2-1200/U and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.



#### PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8. PIO Signal List

| Pin Name            | I/O Type | Description   |
|---------------------|----------|---|
| CE                  | Input    | Clock Enable  |
| D                   | Input    | Pin input from sysIO buffer.                        |
| INDD                | Output   | Register bypassed input.                            |
| INCK                | Output   | Clock input   |
| Q0                  | Output   | DDR positive edge input                             |
| Q1                  | Output   | Registered input/DDR negative edge input            |
| D0                  | Input    | Output signal from the core (SDR and DDR)           |
| D1                  | Input    | Output signal from the core (DDR)                   |
| TD                  | Input    | Tri-state signal from the core                      |
| Q                   | Output   | Data output signals to sysIO Buffer                 |
| TQ                  | Output   | Tri-state output signals to sysIO Buffer            |
| DQSR90 <sup>1</sup> | Input    | DQS shift 90-degree read clock                      |
| DQSW90 <sup>1</sup> | Input    | DQS shift 90-degree write clock                     |
| DDRCLKPOL1          | Input    | DDR input register polarity control signal from DQS |
| SCLK                | Input    | System clock for input and output/tri-state blocks. |
| RST                 | Input    | Local set reset signal                              |

<sup>1.</sup> Available in PIO on right edge only.

#### **Input Register Block**

The input register blocks for the PIOs on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition to this functionality, the input register blocks for the PIOs on the right edge include built-in logic to interface to DDR memory.


Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13 shows the input register block for the PIOs on the right edge.

#### Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.



Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)




#### **Right Edge**

The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In addition to the modes described above, the input register block on the right edge also supports DDR memory mode.

In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and DDRCLKPOL signals are generated in the DQS read-write block.

Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)





#### **Output Register Block**

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


#### Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)



#### Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.



Table 2-13. Supported Output Standards

| Output Standard                 | V <sub>CCIO</sub> (Typ.) |
|---------------------------------|--------------------------|
| Single-Ended Interfaces         |                          |
| LVTTL                           | 3.3                      |
| LVCMOS33                        | 3.3                      |
| LVCMOS25                        | 2.5                      |
| LVCMOS18                        | 1.8                      |
| LVCMOS15                        | 1.5                      |
| LVCMOS12                        | 1.2                      |
| LVCMOS33, Open Drain            | _                        |
| LVCMOS25, Open Drain            | _                        |
| LVCMOS18, Open Drain            | _                        |
| LVCMOS15, Open Drain            | _                        |
| LVCMOS12, Open Drain            | _                        |
| PCI33                           | 3.3                      |
| SSTL25 (Class I)                | 2.5                      |
| SSTL18 (Class I)                | 1.8                      |
| HSTL18(Class I)                 | 1.8                      |
| Differential Interfaces         |                          |
| LVDS <sup>1, 2</sup>            | 2.5, 3.3                 |
| BLVDS, MLVDS, RSDS <sup>2</sup> | 2.5                      |
| LVPECL <sup>2</sup>             | 3.3                      |
| MIPI <sup>2</sup>               | 2.5                      |
| Differential SSTL18             | 1.8                      |
| Differential SSTL25             | 2.5                      |
| Differential HSTL18             | 1.8                      |

<sup>1.</sup> MachXO2-640U, MachXO2-1200/U and larger devices have dedicated LVDS buffers.


#### sysIO Buffer Banks

The numbers of banks vary between the devices of this family. MachXO2-1200U, MachXO2-2000/U and higher density devices have six I/O banks (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-1200 and lower density devices have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.

<sup>2.</sup> These interfaces can be emulated with external resistors in all devices.



Figure 2-20. Embedded Function Block Interface



#### Hardened I<sup>2</sup>C IP Core

Every MachXO2 device contains two I<sup>2</sup>C IP cores. These are the primary and secondary I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I<sup>2</sup>C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I<sup>2</sup>C Master. The I<sup>2</sup>C cores support the following functionality:

- Master and Slave operation
- · 7-bit and 10-bit addressing
- Multi-master arbitration support
- Up to 400 kHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface



For more details on these embedded functions, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **User Flash Memory (UFM)**

MachXO2-640/U and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I<sup>2</sup>C and SPI interfaces of the device. The UFM block offers the following features:

- · Non-volatile storage up to 256 kbits
- · 100K write cycles
- Write access is performed page-wise; each page has 128 bits (16 bytes)
- · Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, Using User Flash Memory and Hardened Control Functions in MachXO2 Devices.

## **Standby Mode and Power Saving Options**

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2 V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5 V  $V_{CC}$  and 3.3 V  $V_{CC}$  while the HE devices operate at 1.2 V  $V_{CC}$ .

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings, MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I<sup>2</sup>C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned "off" or go into a low power consumption state to save power when the device enters this state. Note that the MachXO2 devices are powered on when in standby mode and all power supplies should remain in the Recommended Operating Conditions.



#### **BLVDS**

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs. The input standard is supported by the LVDS differential input buffer. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions1

#### **Over Recommended Operating Conditions**

|                     |                             | Non     | ninal   |       |
|---------------------|-----------------------------|---------|---------|-------|
| Symbol              | Description                 | Zo = 45 | Zo = 90 | Units |
| Z <sub>OUT</sub>    | Output impedance            | 20      | 20      | Ohms  |
| R <sub>S</sub>      | Driver series resistance    | 80      | 80      | Ohms  |
| R <sub>TLEFT</sub>  | Left end termination        | 45      | 90      | Ohms  |
| R <sub>TRIGHT</sub> | Right end termination       | 45      | 90      | Ohms  |
| V <sub>OH</sub>     | Output high voltage         | 1.376   | 1.480   | V     |
| V <sub>OL</sub>     | Output low voltage          | 1.124   | 1.020   | V     |
| V <sub>OD</sub>     | Output differential voltage | 0.253   | 0.459   | V     |
| V <sub>CM</sub>     | Output common mode voltage  | 1.250   | 1.250   | V     |
| I <sub>DC</sub>     | DC output current           | 11.236  | 10.204  | mA    |

<sup>1.</sup> For input buffer, see LVDS table.



|                     |  |   | _       | -6       | _         | ·5     | _       | 4       |                        |
|---------------------|--|---|---------|----------|-----------|--------|---------|---------|------------------------|
| Parameter           | Description  | Device  | Min.    | Max.     | Min.      | Max.   | Min.    | Max.    | Units                  |
| Generic DDR         | X2 Outputs with Clock and Data                                   | Centered at Pin Using Po  | CLK Pin | for Cloc | k Input – | GDDRX  | 2_TX.EC | LK.Cen  | tered <sup>9, 12</sup> |
| t <sub>DVB</sub>    | Output Data Valid Before CLK Output                              |   | 0.535   | _        | 0.670     | _      | 0.830   | _       | ns                     |
| t <sub>DVA</sub>    | Output Data Valid After CLK Output                               | MachXO2-640U,   | 0.535   | _        | 0.670     | _      | 0.830   | _       | ns                     |
| f <sub>DATA</sub>   | DDRX2 Serial Output Data<br>Speed                                | MachXO2-1200/U and larger devices, top side only.               | _       | 664      | _         | 554    | _       | 462     | Mbps                   |
| f <sub>DDRX2</sub>  | DDRX2 ECLK Frequency<br>(minimum limited by PLL)                 | , sy.   | _       | 332      | _         | 277    | _       | 231     | MHz                    |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | _       | 166      | _         | 139    | _       | 116     | MHz                    |
| Generic DDF         | RX4 Outputs with Clock and Data                                  | a Aligned at Pin Using P  | CLK Pin | for Cloc | k Input - | - GDDR | X4_TX.E | CLK.Ali | gned <sup>9, 12</sup>  |
| t <sub>DIA</sub>    | Output Data Invalid After CLK Output                             |   | _       | 0.200    | _         | 0.215  | _       | 0.230   | ns                     |
| t <sub>DIB</sub>    | Output Data Invalid Before CLK Output                            | MachXO2-640U,<br>MachXO2-1200/U and                             | _       | 0.200    |           | 0.215  | _       | 0.230   | ns                     |
| f <sub>DATA</sub>   | DDRX4 Serial Output Data<br>Speed                                | larger devices, top side only.                                  | _       | 756      | _         | 630    | _       | 524     | Mbps                   |
| f <sub>DDRX4</sub>  | DDRX4 ECLK Frequency   |   | _       | 378      | _         | 315    | _       | 262     | MHz                    |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | _       | 95       | _         | 79     | —       | 66      | MHz                    |
| Generic DDF         | X4 Outputs with Clock and Data                                   | Centered at Pin Using Po  | CLK Pin | for Cloc | k Input – | GDDRX  | 4_TX.EC | LK.Cen  | tered <sup>9, 12</sup> |
| t <sub>DVB</sub>    | Output Data Valid Before CLK Output                              |   | 0.455   | _        | 0.570     | _      | 0.710   | _       | ns                     |
| t <sub>DVA</sub>    | Output Data Valid After CLK Output                               | MachXO2-640U,   | 0.455   | _        | 0.570     | _      | 0.710   | _       | ns                     |
| f <sub>DATA</sub>   | DDRX4 Serial Output Data<br>Speed                                | MachXO2-1200/U and larger devices, top side only.               | _       | 756      | _         | 630    | _       | 524     | Mbps                   |
| f <sub>DDRX4</sub>  | DDRX4 ECLK Frequency<br>(minimum limited by PLL)                 | , o , .   | _       | 378      | _         | 315    | _       | 262     | MHz                    |
| f <sub>SCLK</sub>   | SCLK Frequency   |   | _       | 95       | _         | 79     | _       | 66      | MHz                    |
| 7:1 LVDS O          | utputs - GDDR71_TX.ECLK.7:1                                      | 9, 12   |         |          |           |        | •       | •       |                        |
| t <sub>DIB</sub>    | Output Data Invalid Before<br>CLK Output                         |   | _       | 0.160    | _         | 0.180  | _       | 0.200   | ns                     |
| t <sub>DIA</sub>    | Output Data Invalid After CLK Output                             | MachXO2-640U,<br>MachXO2-1200/U and<br>larger devices, top side | _       | 0.160    | _         | 0.180  | _       | 0.200   | ns                     |
| f <sub>DATA</sub>   | DDR71 Serial Output Data<br>Speed                                |   | _       | 756      | _         | 630    | _       | 524     | Mbps                   |
| f <sub>DDR71</sub>  | DDR71 ECLK Frequency   | only.   | _       | 378      | _         | 315    | _       | 262     | MHz                    |
| f <sub>CLKOUT</sub> | 7:1 Output Clock Frequency<br>(SCLK) (minimum limited by<br>PLL) |   | _       | 108      | _         | 90     | _       | 75      | MHz                    |



# MachXO2 External Switching Characteristics – ZE Devices $^{1, 2, 3, 4, 5, 6, 7}$

# **Over Recommended Operating Conditions**

|                                    |   |                                 | _     | -3    |       | 2     | _     |       |       |
|------------------------------------|---|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Parameter                          | Description                                   | Device                          | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  | Units |
| Clocks                             |   |                                 | •     | •     |       | •     | •     | •     | •     |
| Primary Clo                        | cks   |                                 |       |       |       |       |       |       |       |
| f <sub>MAX_PRI</sub> <sup>8</sup>  | Frequency for Primary Clock<br>Tree           | All MachXO2 devices             | _     | 150   |       | 125   | _     | 104   | MHz   |
| t <sub>W_PRI</sub>                 | Clock Pulse Width for Primary Clock           | All MachXO2 devices             | 1.00  | _     | 1.20  | _     | 1.40  | _     | ns    |
|                                    |   | MachXO2-256ZE                   | _     | 1250  | _     | 1272  | _     | 1296  | ps    |
|                                    |   | MachXO2-640ZE                   | _     | 1161  | _     | 1183  | _     | 1206  | ps    |
| +                                  | Primary Clock Skew Within a                   | MachXO2-1200ZE                  | _     | 1213  | _     | 1267  | _     | 1322  | ps    |
| t <sub>SKEW_PRI</sub>              | Device  | MachXO2-2000ZE                  | _     | 1204  | _     | 1250  | _     | 1296  | ps    |
|                                    |   | MachXO2-4000ZE                  | _     | 1195  | _     | 1233  | _     | 1269  | ps    |
|                                    |   | MachXO2-7000ZE                  | _     | 1243  | _     | 1268  | _     | 1296  | ps    |
| Edge Clock                         |   | •                               |       | ı     |       | ı     |       | I     |       |
| f <sub>MAX_EDGE</sub> <sup>8</sup> | Frequency for Edge Clock                      | MachXO2-1200 and larger devices | _     | 210   | _     | 175   | _     | 146   | MHz   |
| Pin-LUT-Pin                        | Propagation Delay                             |                                 | I     | ı     |       | I     | I     | I     | I     |
| t <sub>PD</sub>                    | Best case propagation delay through one LUT-4 | All MachXO2 devices             | _     | 9.35  | _     | 9.78  | _     | 10.21 | ns    |
| General I/O                        | Pin Parameters (Using Primary                 | Clock without PLL)              | l     | ı     |       | ı     | l     | I     | l     |
|                                    |   | MachXO2-256ZE                   | _     | 10.46 | _     | 10.86 | _     | 11.25 | ns    |
|                                    |   | MachXO2-640ZE                   | _     | 10.52 | _     | 10.92 | _     | 11.32 | ns    |
|                                    | Clock to Output – PIO Output                  | MachXO2-1200ZE                  | _     | 11.24 | _     | 11.68 | _     | 12.12 | ns    |
| t <sub>CO</sub>                    | Register                                      | MachXO2-2000ZE                  | _     | 11.27 | _     | 11.71 | _     | 12.16 | ns    |
|                                    |   | MachXO2-4000ZE                  | _     | 11.28 | _     | 11.78 | _     | 12.28 | ns    |
|                                    |   | MachXO2-7000ZE                  | _     | 11.22 | _     | 11.76 | _     | 12.30 | ns    |
|                                    |   | MachXO2-256ZE                   | -0.21 | _     | -0.21 | _     | -0.21 | _     | ns    |
|                                    |   | MachXO2-640ZE                   | -0.22 | _     | -0.22 | _     | -0.22 | _     | ns    |
|                                    | Clock to Data Setup – PIO                     | MachXO2-1200ZE                  | -0.25 | _     | -0.25 | _     | -0.25 | _     | ns    |
| t <sub>SU</sub>                    | Input Register                                | MachXO2-2000ZE                  | -0.27 | _     | -0.27 | _     | -0.27 | _     | ns    |
|                                    |   | MachXO2-4000ZE                  | -0.31 | _     | -0.31 | _     | -0.31 | _     | ns    |
|                                    |   | MachXO2-7000ZE                  | -0.33 | _     | -0.33 | _     | -0.33 | _     | ns    |
|                                    |   | MachXO2-256ZE                   | 3.96  | _     | 4.25  | _     | 4.65  | _     | ns    |
|                                    |   | MachXO2-640ZE                   | 4.01  | _     | 4.31  | _     | 4.71  | _     | ns    |
|                                    | Clock to Data Hold – PIO Input                | MachXO2-1200ZE                  | 3.95  | _     | 4.29  | _     | 4.73  | _     | ns    |
| t <sub>H</sub>                     | Register                                      | MachXO2-2000ZE                  | 3.94  | _     | 4.29  | _     | 4.74  | _     | ns    |
|                                    |   | MachXO2-4000ZE                  | 3.96  | _     | 4.36  | _     | 4.87  | _     | ns    |
|                                    |   | MachXO2-7000ZE                  | 3.93  | _     | 4.37  | _     | 4.91  | _     | ns    |



# sysCLOCK PLL Timing

## **Over Recommended Operating Conditions**

| Parameter                         | Descriptions                                   | Conditions                              | Min.   | Max.  | Units  |
|-----------------------------------|--|---|--------|-------|--------|
| f <sub>IN</sub>                   | Input Clock Frequency (CLKI, CLKFB)            |   | 7      | 400   | MHz    |
| f <sub>OUT</sub>                  | Output Clock Frequency (CLKOP, CLKOS, CLKOS2)  |   | 1.5625 | 400   | MHz    |
| f <sub>OUT2</sub>                 | Output Frequency (CLKOS3 cascaded from CLKOS2) |   | 0.0122 | 400   | MHz    |
| f <sub>VCO</sub>                  | PLL VCO Frequency                              |   | 200    | 800   | MHz    |
| f <sub>PFD</sub>                  | Phase Detector Input Frequency                 |   | 7      | 400   | MHz    |
| AC Characteri                     | stics  |   |        |       |        |
| t <sub>DT</sub>                   | Output Clock Duty Cycle                        | Without duty trim selected <sup>3</sup> | 45     | 55    | %      |
| t <sub>DT_TRIM</sub> <sup>7</sup> | Edge Duty Trim Accuracy                        |   | -75    | 75    | %      |
| t <sub>PH</sub> <sup>4</sup>      | Output Phase Accuracy                          |   | -6     | 6     | %      |
|                                   | Output Clask Payind litter                     | f <sub>OUT</sub> > 100 MHz              | _      | 150   | ps p-p |
|                                   | Output Clock Period Jitter                     | f <sub>OUT</sub> < 100 MHz              | _      | 0.007 | UIPP   |
|                                   |  | f <sub>OUT</sub> > 100 MHz              | _      | 180   | ps p-p |
|                                   | Output Clock Cycle-to-cycle Jitter             | f <sub>OUT</sub> < 100 MHz              | _      | 0.009 | UIPP   |
| . 1 8                             | 0 0  | f <sub>PFD</sub> > 100 MHz              | _      | 160   | ps p-p |
| t <sub>OPJIT</sub> 1,8            | Output Clock Phase Jitter                      | f <sub>PFD</sub> < 100 MHz              | _      | 0.011 | UIPP   |
|                                   | 0 + +0+ + 5 + +1111 /5 +11 +111                | f <sub>OUT</sub> > 100 MHz              | _      | 230   | ps p-p |
|                                   | Output Clock Period Jitter (Fractional-N)      | f <sub>OUT</sub> < 100 MHz              | _      | 0.12  | UIPP   |
|                                   | Output Clock Cycle-to-cycle Jitter             | f <sub>OUT</sub> > 100 MHz              | _      | 230   | ps p-p |
|                                   | (Fractional-N)                                 | f <sub>OUT</sub> < 100 MHz              | _      | 0.12  | UIPP   |
| t <sub>SPO</sub>                  | Static Phase Offset                            | Divider ratio = integer                 | -120   | 120   | ps     |
| t <sub>W</sub>                    | Output Clock Pulse Width                       | At 90% or 10% <sup>3</sup>              | 0.9    | _     | ns     |
| t <sub>LOCK</sub> <sup>2, 5</sup> | PLL Lock-in Time                               |   | _      | 15    | ms     |
| t <sub>UNLOCK</sub>               | PLL Unlock Time                                |   | _      | 50    | ns     |
|                                   |  | f <sub>PFD</sub> ≥ 20 MHz               | _      | 1,000 | ps p-p |
| t <sub>IPJIT</sub> 6              | Input Clock Period Jitter                      | f <sub>PFD</sub> < 20 MHz               | _      | 0.02  | UIPP   |
| t <sub>HI</sub>                   | Input Clock High Time                          | 90% to 90%                              | 0.5    | _     | ns     |
| $t_{LO}$                          | Input Clock Low Time                           | 10% to 10%                              | 0.5    | _     | ns     |
| t <sub>STABLE</sub> <sup>5</sup>  | STANDBY High to PLL Stable                     |   | _      | 15    | ms     |
| t <sub>RST</sub>                  | RST/RESETM Pulse Width                         |   | 1      | _     | ns     |
| t <sub>RSTREC</sub>               | RST Recovery Time                              |   | 1      | _     | ns     |
| t <sub>RST_DIV</sub>              | RESETC/D Pulse Width                           |   | 10     | _     | ns     |
| t <sub>RSTREC_DIV</sub>           | RESETC/D Recovery Time                         |   | 1      | _     | ns     |
| t <sub>ROTATE-SETUP</sub>         | PHASESTEP Setup Time                           |   | 10     | _     | ns     |



|   | MachXO2-1200 |           |          |          |                     | MachXO2-1200U |
|---|--------------|-----------|----------|----------|---------------------|---------------|
|   | 100 TQFP     | 132 csBGA | 144 TQFP | 25 WLCSP | 32 QFN <sup>1</sup> | 256 ftBGA     |
| General Purpose I/O per Bank                              | 1            | l         |          |          |                     |               |
| Bank 0  | 18           | 25        | 27       | 11       | 9                   | 50            |
| Bank 1  | 21           | 26        | 26       | 0        | 2                   | 52            |
| Bank 2  | 20           | 28        | 28       | 7        | 9                   | 52            |
| Bank 3  | 20           | 25        | 26       | 0        | 2                   | 16            |
| Bank 4  | 0            | 0         | 0        | 0        | 0                   | 16            |
| Bank 5  | 0            | 0         | 0        | 0        | 0                   | 20            |
| Total General Purpose Single Ended I/O                    | 79           | 104       | 107      | 18       | 22                  | 206           |
| Differential I/O per Bank                                 |              |           |          |          |                     |               |
| Bank 0  | 9            | 13        | 14       | 5        | 4                   | 25            |
| Bank 1  | 10           | 13        | 13       | 0        | 1                   | 26            |
| Bank 2  | 10           | 14        | 14       | 2        | 4                   | 26            |
| Bank 3  | 10           | 12        | 13       | 0        | 1                   | 8             |
| Bank 4  | 0            | 0         | 0        | 0        | 0                   | 8             |
| Bank 5  | 0            | 0         | 0        | 0        | 0                   | 10            |
| Total General Purpose Differential I/O                    | 39           | 52        | 54       | 7        | 10                  | 103           |
| Dual Function I/O   | 31           | 33        | 33       | 18       | 22                  | 33            |
| High-speed Differential I/O                               |              |           |          |          |                     |               |
| Bank 0  | 4            | 7         | 7        | 0        | 0                   | 14            |
| Gearboxes   |              |           |          |          |                     |               |
| Number of 7:1 or 8:1 Output Gearbox<br>Available (Bank 0) | 4            | 7         | 7        | 0        | 0                   | 14            |
| Number of 7:1 or 8:1 Input Gearbox Available (Bank 2)     | 5            | 7         | 7        | 0        | 2                   | 14            |
| DQS Groups  |              |           |          |          |                     |               |
| Bank 1  | 1            | 2         | 2        | 0        | 0                   | 2             |
| VCCIO Pins  |              |           |          |          |                     |               |
| Bank 0  | 2            | 3         | 3        | 1        | 2                   | 4             |
| Bank 1  | 2            | 3         | 3        | 0        | 1                   | 4             |
| Bank 2  | 2            | 3         | 3        | 1        | 2                   | 4             |
| Bank 3  | 3            | 3         | 3        | 0        | 1                   | 1             |
| Bank 4  | 0            | 0         | 0        | 0        | 0                   | 2             |
| Bank 5  | 0            | 0         | 0        | 0        | 0                   | 1             |
| VCC   | 2            | 4         | 4        | 2        | 2                   | 8             |
| GND   | 8            | 10        | 12       | 2        | 2                   | 24            |
| NC  | 1            | 1         | 8        | 0        | 0                   | 1             |
| Reserved for Configuration                                | 1            | 1         | 1        | 1        | 1                   | 1             |
| Total Count of Bonded Pins                                | 100          | 132       | 144      | 25       | 32                  | 256           |
| 1 Lattice recommends coldering the centre                 |              |           |          |          |                     |               |

<sup>1.</sup> Lattice recommends soldering the central thermal pad onto the top PCB ground for improved thermal resistance.



| Part Number            | LUTs | Supply Voltage | Grade     | Package            | Leads | Temp. |
|------------------------|------|----------------|-----------|--------------------|-------|-------|
| LCMXO2-7000ZE-1TG144C  | 6864 | 1.2 V          | -1        | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-2TG144C  | 6864 | 1.2 V          | -2        | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-3TG144C  | 6864 | 1.2 V          | -3        | Halogen-Free TQFP  | 144   | COM   |
| LCMXO2-7000ZE-1BG256C  | 6864 | 1.2 V          | -1        | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-2BG256C  | 6864 | 1.2 V          | -2        | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-3BG256C  | 6864 | 1.2 V          | -3        | Halogen-Free caBGA | 256   | COM   |
| LCMXO2-7000ZE-1FTG256C | 6864 | 1.2 V          | <b>–1</b> | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-2FTG256C | 6864 | 1.2 V          | -2        | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-3FTG256C | 6864 | 1.2 V          | -3        | Halogen-Free ftBGA | 256   | COM   |
| LCMXO2-7000ZE-1BG332C  | 6864 | 1.2 V          | -1        | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-2BG332C  | 6864 | 1.2 V          | -2        | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-3BG332C  | 6864 | 1.2 V          | -3        | Halogen-Free caBGA | 332   | COM   |
| LCMXO2-7000ZE-1FG484C  | 6864 | 1.2 V          | -1        | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-2FG484C  | 6864 | 1.2 V          | -2        | Halogen-Free fpBGA | 484   | COM   |
| LCMXO2-7000ZE-3FG484C  | 6864 | 1.2 V          | -3        | Halogen-Free fpBGA | 484   | COM   |

| Part Number                          | LUTs | Supply Voltage | Grade | Grade Package      |     | Temp. |
|--------------------------------------|------|----------------|-------|--------------------|-----|-------|
| LCMXO2-1200ZE-1TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 100 | COM   |
| LCMXO2-1200ZE-2TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 100 | COM   |
| LCMXO2-1200ZE-3TG100CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 100 | COM   |
| LCMXO2-1200ZE-1MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free csBGA | 132 | COM   |
| LCMXO2-1200ZE-2MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free csBGA | 132 | COM   |
| LCMXO2-1200ZE-3MG132CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free csBGA | 132 | COM   |
| LCMXO2-1200ZE-1TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -1    | Halogen-Free TQFP  | 144 | COM   |
| LCMXO2-1200ZE-2TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -2    | Halogen-Free TQFP  | 144 | COM   |
| LCMXO2-1200ZE-3TG144CR1 <sup>1</sup> | 1280 | 1.2 V          | -3    | Halogen-Free TQFP  | 144 | COM   |

Specifications for the "LCMXO2-1200ZE-speed package CR1" are the same as the "LCMXO2-1200ZE-speed package C" devices respectively, except as specified in the R1 Device Specifications section of this data sheet.



# High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Grade      | Package            | Leads | Temp. |
|----------------------|------|----------------|------------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32C  | 256  | 2.5 V / 3.3 V  | -4         | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-5SG32C  | 256  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-6SG32C  | 256  | 2.5 V / 3.3 V  | -6         | Halogen-Free QFN   | 32    | COM   |
| LCMXO2-256HC-4SG48C  | 256  | 2.5 V / 3.3 V  | -4         | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-5SG48C  | 256  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-6SG48C  | 256  | 2.5 V / 3.3 V  | -6         | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-256HC-4UMG64C | 256  | 2.5 V / 3.3 V  | -4         | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-5UMG64C | 256  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-6UMG64C | 256  | 2.5 V / 3.3 V  | -6         | Halogen-Free ucBGA | 64    | COM   |
| LCMXO2-256HC-4TG100C | 256  | 2.5 V / 3.3 V  | -4         | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-5TG100C | 256  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-6TG100C | 256  | 2.5 V / 3.3 V  | -6         | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-256HC-4MG132C | 256  | 2.5 V / 3.3 V  | -4         | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-5MG132C | 256  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-256HC-6MG132C | 256  | 2.5 V / 3.3 V  | -6         | Halogen-Free csBGA | 132   | COM   |

| Part Number          | LUTs | Supply Voltage | Grade      | Package            | Leads | Temp. |
|----------------------|------|----------------|------------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48C  | 640  | 2.5 V / 3.3 V  | -4         | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-5SG48C  | 640  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-6SG48C  | 640  | 2.5 V / 3.3 V  | -6         | Halogen-Free QFN   | 48    | COM   |
| LCMXO2-640HC-4TG100C | 640  | 2.5 V / 3.3 V  | -4         | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-5TG100C | 640  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-6TG100C | 640  | 2.5 V / 3.3 V  | -6         | Halogen-Free TQFP  | 100   | COM   |
| LCMXO2-640HC-4MG132C | 640  | 2.5 V / 3.3 V  | -4         | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-5MG132C | 640  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free csBGA | 132   | COM   |
| LCMXO2-640HC-6MG132C | 640  | 2.5 V / 3.3 V  | -6         | Halogen-Free csBGA | 132   | COM   |

| Part Number           | LUTs | Supply Voltage | Grade      | Package           | Leads | Temp. |
|-----------------------|------|----------------|------------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144C | 640  | 2.5 V / 3.3 V  | -4         | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-5TG144C | 640  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free TQFP | 144   | COM   |
| LCMXO2-640UHC-6TG144C | 640  | 2.5 V / 3.3 V  | -6         | Halogen-Free TQFP | 144   | COM   |



# High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

| Part Number          | LUTs | Supply Voltage | Grade          | Package            | Leads | Temp. |
|----------------------|------|----------------|----------------|--------------------|-------|-------|
| LCMXO2-256HC-4SG32I  | 256  | 2.5 V / 3.3 V  | -4             | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-5SG32I  | 256  | 2.5 V / 3.3 V  | -5             | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-6SG32I  | 256  | 2.5 V / 3.3 V  | -6             | Halogen-Free QFN   | 32    | IND   |
| LCMXO2-256HC-4SG48I  | 256  | 2.5 V / 3.3 V  | -4             | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-5SG48I  | 256  | 2.5 V / 3.3 V  | <del>-</del> 5 | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-6SG48I  | 256  | 2.5 V / 3.3 V  | -6             | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-256HC-4UMG64I | 256  | 2.5 V / 3.3 V  | -4             | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-5UMG64I | 256  | 2.5 V / 3.3 V  | <del>-</del> 5 | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-6UMG64I | 256  | 2.5 V / 3.3 V  | -6             | Halogen-Free ucBGA | 64    | IND   |
| LCMXO2-256HC-4TG100I | 256  | 2.5 V / 3.3 V  | -4             | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-5TG100I | 256  | 2.5 V / 3.3 V  | <del>-</del> 5 | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-6TG100I | 256  | 2.5 V / 3.3 V  | -6             | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-256HC-4MG132I | 256  | 2.5 V / 3.3 V  | -4             | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-5MG132I | 256  | 2.5 V / 3.3 V  | <del>-</del> 5 | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-256HC-6MG132I | 256  | 2.5 V / 3.3 V  | -6             | Halogen-Free csBGA | 132   | IND   |

| Part Number          | LUTs | Supply Voltage | Grade          | Package            | Leads | Temp. |
|----------------------|------|----------------|----------------|--------------------|-------|-------|
| LCMXO2-640HC-4SG48I  | 640  | 2.5 V / 3.3 V  | -4             | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-5SG48I  | 640  | 2.5 V / 3.3 V  | <del>-</del> 5 | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-6SG48I  | 640  | 2.5 V / 3.3 V  | -6             | Halogen-Free QFN   | 48    | IND   |
| LCMXO2-640HC-4TG100I | 640  | 2.5 V / 3.3 V  | -4             | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-5TG100I | 640  | 2.5 V / 3.3 V  | <b>-</b> 5     | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-6TG100I | 640  | 2.5 V / 3.3 V  | -6             | Halogen-Free TQFP  | 100   | IND   |
| LCMXO2-640HC-4MG132I | 640  | 2.5 V / 3.3 V  | -4             | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-5MG132I | 640  | 2.5 V / 3.3 V  | <b>-</b> 5     | Halogen-Free csBGA | 132   | IND   |
| LCMXO2-640HC-6MG132I | 640  | 2.5 V / 3.3 V  | -6             | Halogen-Free csBGA | 132   | IND   |

| Part Number           | LUTs | Supply Voltage | Grade      | Package           | Leads | Temp. |
|-----------------------|------|----------------|------------|-------------------|-------|-------|
| LCMXO2-640UHC-4TG144I | 640  | 2.5 V / 3.3 V  | -4         | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-5TG144I | 640  | 2.5 V / 3.3 V  | <b>-</b> 5 | Halogen-Free TQFP | 144   | IND   |
| LCMXO2-640UHC-6TG144I | 640  | 2.5 V / 3.3 V  | -6         | Halogen-Free TQFP | 144   | IND   |



# MachXO2 Family Data Sheet Revision History

March 2017 Data Sheet DS1035

| Date       | Version                                  | Section                             | Change Summary   |   |
|------------|--|-------------------------------------|--|---|
| March 2017 | rch 2017 3.3                             | DC and Switching<br>Characteristics | Updated the Absolute Maximum Ratings section. Added standards.   |   |
|            |  |                                     | Updated the sysIO Recommended Operating Conditions section. Added standards.   |   |
|            |  |                                     | Updated the sysIO Single-Ended DC Electrical Characteristics section. Added standards.   |   |
|            |  |                                     | Updated the MachXO2 External Switching Characteristics – HC/HE Devices section. Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D <sub>VB</sub> and the D <sub>VA</sub> parameters were changed to D <sub>IB</sub> and D <sub>IA</sub> . The parameter descriptions were also modified.       |   |
|            |  |                                     | Updated the MachXO2 External Switching Characteristics – ZE Devices section.  Under 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1, the D <sub>VB</sub> and the D <sub>VA</sub> parameters were changed to D <sub>IB</sub> and D <sub>IA</sub> . The parameter descriptions were also modified.         |   |
|            | Pinout Information  Ordering Information |                                     | Updated the sysCONFIG Port Timing Specifications section. Corrected the t <sub>INITL</sub> units from ns to µs.  |   |
|            |  | Pinout Information                  | Pinout Information   | Updated the Signal Descriptions section. Revised the descriptions of the PROGRAMN, INITN, and DONE signals.                                   |
|            |  |                                     | Updated the Pinout Information Summary section. Added footnote to MachXO2-1200 32 QFN.   |   |
|            |  |                                     | Ordering Information   | Updated the MachXO2 Part Number Description section. Corrected the MG184, BG256, FTG256 package information. Added "(0.8 mm Pitch)" to BG332. |
|            |  |                                     | Updated the Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging section.  — Updated LCMXO2-1200ZE-1UWG25ITR50 footnote.  — Corrected footnote numbering typo.  — Added the LCMXO2-2000ZE-1UWG49ITR50 and LCMXO2-2000ZE-1UWG49ITR1K part numbers. Updated/added footnote/s. |   |